SlideShare a Scribd company logo

Basic electronics

•
•
Mantra VLSI
Mantra VLSI

The document summarizes basic digital logic gates and components including NOT, AND, OR, NAND, NOR, XOR, XNOR gates. It also discusses multiplexers, demultiplexers, half/full adders, half/full subtractors, encoders, decoders, and conversions between binary and gray codes.

Education
1 of 27
Basic Logic of Digital Electronics
NOT GATE Logic Diagram INPUT OUTPUT 0 1 1 0 Truth Table Using NAND Gate Using NOR Gate Logic A=A’
AND GATE Logic Diagram Logic Q=A.B Using NAND INPUT OUTPUT A B A AND B 0 0 0 0 1 0 1 0 0 1 1 1 Truth Table Using NOR
OR GATE Logic Diagram Using NAND Using NOR INPUT A B OUTPUT A + B 0 0 0 0 1 1 1 0 1 1 1 1 Truth Table Logic Q=A+B
NAND GATE Logic Diagram Using NOR Logic Q=A’.B’ Truth Table Input A Input B Output Q 0 0 1 0 1 1 1 0 1 1 1 0
NOR GATE Logic Diagram Using NAND Logic Q = A’+B’ Truth Table Input A Input B Output Q 0 0 1 0 1 0 1 0 0 1 1 0
XOR GATE Logic Diagram Truth Table Input A Input B Output Q 0 0 0 0 1 1 1 0 1 1 1 0 Using NAND Using NOR Logic Q=A B
XNOR GATE Logic Diagram Using NAND Using NORTruth Table Input A Input B Output Q 0 0 1 0 1 0 1 0 0 1 1 1 Logic Q=A B
Multiplexer I0 I1 Y S 0 1 2- to -1 Mux S Y 0 I0 1 I1 Y = S’ I0 + S I1 I0 I1 S’ S S’ I0 S I1
Y 0 1 4 - to -1 Mux S0 S1 2 3 I0 I1 I2 I3 S0 S1 Y 0 0 I0 0 1 I1 1 0 I2 1 1 I3
I0 I1 S1’ S1I3I2 S0’ S0 Cont….
GATES USING MUX NOT 1 0 A Q AND INPUT OUTPUT A B A AND B 0 0 0 0 1 0 1 0 0 1 1 1 0 0 B B A Q 2:1 2:1 A Q 0 1 1 0
INPUT A B OUTPUT A + B 0 0 0 0 1 1 1 0 1 1 1 1 Truth Table Input A Input B Output Q 0 0 1 0 1 1 1 0 1 1 1 0 B 1 1 B’ A A B 1 1 B’ OR NAND Q Q 2:1 2:1 Cont….
Truth Table Input A Input B Outpu t Q 0 0 1 0 1 0 1 0 0 1 1 0 Truth Table Input A Input B Output Q 0 0 0 0 1 1 1 0 1 1 1 0 B’ 0 B B’ Q Q A A B’ 0 B B’ NOR XOR 2:1 2:1 Cont….
Truth Table Input A Input B Output Q 0 0 1 0 1 0 1 0 0 1 1 1 B’ B B’ B A Q XNOR 2:1 Cont….
4:1 MUX USING 2:1 MUX 2:1 2:1 2:1 I0 I1 I2 I3 S0 S1 Y S0 S1 Y 0 0 I0 0 1 I1 1 0 I2 1 1 I3
I0 I11 0Y S I0 I1 0 Y 0 1 0 Y S I0 YS’ I1 S 1:2 DEMUX
HALF ADDER A B SUM CARRY 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 CARRY SUM = A B CARRY = A.B A B S C
FULL ADDER SUM CARRY A B C A B C SUM CARRY 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1SUM= A B C CARRY = A.B + B.C + A.C
FULL ADDER USING TWO HALF ADDERS H.A H.A A B C SUM CARRY
HALF SUBTRACTOR DIFF BORROW B A A B D BOR 0 0 0 0 0 1 1 1 1 0 1 0 1 1 0 0 DIFF = A B BOR = A’B
FULL SUBTRACTOR A B C DIFF = A B C BORROW = A’.B + B.C + A’.C A B C D BO 0 0 0 0 0 0 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1 0 0 1 0 1 0 1 0 0 1 1 0 0 0 1 1 1 1 1 DIFF BORROW
FULL SUBTRACTOR USING TWO HALF SUBTRACTORS H.S H.S A B C DIFF
8:3 ENCODER D0 D1 D2 D3 D4 D5 D6 D7 X Y Z 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 1 1 1 1 D0 D1 D2 D3D4 D5 D6D7 X Y Z
3:8 DECODERE A B Z0 Z1 Z2 Z3 A B E Z(0) Z(1) Z(2) Z(3) 0 0 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 0
BINARY TO GRAY G0 G1 G2 B0 B1 B2 G0 G2 G3 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 1 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 1 1 1 1 1 0 1 0 1 1 1 1 1 0 0 B0 B1 B2 G0 = B0 G1 = B0 B1 G2 = B1 B2
GRAY TO BINARY B0 B1 B2 G0 G1 G2 G0 G1 G2 B0 B2 B3 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 1 0 1 1 0 1 0 1 0 0 1 1 1 1 0 1 1 1 0 1 1 0 1 0 0 1 1 1 1 0 1 B0 = G0 B1 = G0 G1 B2 = G0 G1 G2

Recommended

Physical design
Physical design Physical design
Physical design
Mantra VLSI
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyMurali Rai
 
Digital Design Session 24
Digital Design Session 24Digital Design Session 24
Digital Design Session 24
International Institute of Information Technology - Bangalore
 
5. DFT.pptx
5. DFT.pptx5. DFT.pptx
5. DFT.pptx
Ahmed Abdelazeem
 
Back end[1] debdeep
Back end[1] debdeepBack end[1] debdeep
Back end[1] debdeepSandeep Patil
 
2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta
Usha Mehta
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layoutE ER Yash nagaria
 
Power Gating
Power GatingPower Gating
Power Gating
Mahesh Dananjaya
 

Recommended

Physical design
Physical design Physical design
Physical design
Mantra VLSI
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyMurali Rai
 
Digital Design Session 24
Digital Design Session 24Digital Design Session 24
Digital Design Session 24
International Institute of Information Technology - Bangalore
 
5. DFT.pptx
5. DFT.pptx5. DFT.pptx
5. DFT.pptx
Ahmed Abdelazeem
 
Back end[1] debdeep
Back end[1] debdeepBack end[1] debdeep
Back end[1] debdeepSandeep Patil
 
2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta
Usha Mehta
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layoutE ER Yash nagaria
 
Power Gating
Power GatingPower Gating
Power Gating
Mahesh Dananjaya
 
Synthesis
SynthesisSynthesis
Synthesis
Mantra VLSI
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
VLSI SYSTEM Design
 
Floor plan & Power Plan
Floor plan & Power Plan Floor plan & Power Plan
Floor plan & Power Plan
Prathyusha Madapalli
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
shaik sharief
 
Library Characterization Flow
Library Characterization FlowLibrary Characterization Flow
Library Characterization Flow
Satish Grandhi
 
Standard-Cells.pdf
Standard-Cells.pdfStandard-Cells.pdf
Standard-Cells.pdf
Ahmed Abdelazeem
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-complete
Murali Rai
 
Clock Tree Timing 101
Clock Tree Timing 101Clock Tree Timing 101
Clock Tree Timing 101
Silicon Labs
 
Inputs of physical design
Inputs of physical designInputs of physical design
Inputs of physical design
Kishore Sai Addanki
 
Need of Decoupling Capacitor
Need of Decoupling CapacitorNeed of Decoupling Capacitor
Need of Decoupling Capacitor
VLSI SYSTEM Design
 
Timing Analysis
Timing AnalysisTiming Analysis
Timing Analysis
rchovatiya
 
Vlsi Synthesis
Vlsi SynthesisVlsi Synthesis
Vlsi Synthesis
SIVA NAGENDRA REDDY
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical designDeiptii Das
 
Timing analysis
Timing analysisTiming analysis
Timing analysis
Kunal Doshi
 
CMOS Logic
CMOS LogicCMOS Logic
CMOS Logic
Sudhanshu Janwadkar
 
Setup and hold time violation in flip-flops
Setup and hold time violation in flip-flopsSetup and hold time violation in flip-flops
Setup and hold time violation in flip-flops
Jong Hwan Shin
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
eInfochips (An Arrow Company)
 
chapter-12memory.pptx
chapter-12memory.pptxchapter-12memory.pptx
chapter-12memory.pptx
RandomGuy90
 
Digital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitDigital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational Circuit
Usha Mehta
 
Data Flow Modeling
Data Flow ModelingData Flow Modeling
Data Flow ModelingPadmanaban Kalyanaraman
 
Number system
Number systemNumber system
Number system
Mantra VLSI
 
verilog code
verilog codeverilog code
verilog code
Mantra VLSI
 

More Related Content

What's hot

Synthesis
SynthesisSynthesis
Synthesis
Mantra VLSI
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
VLSI SYSTEM Design
 
Floor plan & Power Plan
Floor plan & Power Plan Floor plan & Power Plan
Floor plan & Power Plan
Prathyusha Madapalli
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
shaik sharief
 
Library Characterization Flow
Library Characterization FlowLibrary Characterization Flow
Library Characterization Flow
Satish Grandhi
 
Standard-Cells.pdf
Standard-Cells.pdfStandard-Cells.pdf
Standard-Cells.pdf
Ahmed Abdelazeem
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-complete
Murali Rai
 
Clock Tree Timing 101
Clock Tree Timing 101Clock Tree Timing 101
Clock Tree Timing 101
Silicon Labs
 
Inputs of physical design
Inputs of physical designInputs of physical design
Inputs of physical design
Kishore Sai Addanki
 
Need of Decoupling Capacitor
Need of Decoupling CapacitorNeed of Decoupling Capacitor
Need of Decoupling Capacitor
VLSI SYSTEM Design
 
Timing Analysis
Timing AnalysisTiming Analysis
Timing Analysis
rchovatiya
 
Vlsi Synthesis
Vlsi SynthesisVlsi Synthesis
Vlsi Synthesis
SIVA NAGENDRA REDDY
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical designDeiptii Das
 
Timing analysis
Timing analysisTiming analysis
Timing analysis
Kunal Doshi
 
CMOS Logic
CMOS LogicCMOS Logic
CMOS Logic
Sudhanshu Janwadkar
 
Setup and hold time violation in flip-flops
Setup and hold time violation in flip-flopsSetup and hold time violation in flip-flops
Setup and hold time violation in flip-flops
Jong Hwan Shin
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
eInfochips (An Arrow Company)
 
chapter-12memory.pptx
chapter-12memory.pptxchapter-12memory.pptx
chapter-12memory.pptx
RandomGuy90
 
Digital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitDigital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational Circuit
Usha Mehta
 

What's hot (20)

Synthesis
SynthesisSynthesis
Synthesis
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
 
Floor plan & Power Plan
Floor plan & Power Plan Floor plan & Power Plan
Floor plan & Power Plan
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
Library Characterization Flow
Library Characterization FlowLibrary Characterization Flow
Library Characterization Flow
 
Standard-Cells.pdf
Standard-Cells.pdfStandard-Cells.pdf
Standard-Cells.pdf
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-complete
 
Clock Tree Timing 101
Clock Tree Timing 101Clock Tree Timing 101
Clock Tree Timing 101
 
Inputs of physical design
Inputs of physical designInputs of physical design
Inputs of physical design
 
Need of Decoupling Capacitor
Need of Decoupling CapacitorNeed of Decoupling Capacitor
Need of Decoupling Capacitor
 
Timing Analysis
Timing AnalysisTiming Analysis
Timing Analysis
 
Vlsi Synthesis
Vlsi SynthesisVlsi Synthesis
Vlsi Synthesis
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical design
 
Timing analysis
Timing analysisTiming analysis
Timing analysis
 
CMOS Logic
CMOS LogicCMOS Logic
CMOS Logic
 
Setup and hold time violation in flip-flops
Setup and hold time violation in flip-flopsSetup and hold time violation in flip-flops
Setup and hold time violation in flip-flops
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
 
chapter-12memory.pptx
chapter-12memory.pptxchapter-12memory.pptx
chapter-12memory.pptx
 
Digital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitDigital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational Circuit
 
Data Flow Modeling
Data Flow ModelingData Flow Modeling
Data Flow Modeling
 

Viewers also liked

Number system
Number systemNumber system
Number system
Mantra VLSI
 
verilog code
verilog codeverilog code
verilog code
Mantra VLSI
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
Mantra VLSI
 
CRC Error coding technique
CRC Error coding techniqueCRC Error coding technique
CRC Error coding technique
Mantra VLSI
 
Ethertnet data transfer.ppt
Ethertnet data transfer.pptEthertnet data transfer.ppt
Ethertnet data transfer.ppt
Mantra VLSI
 
Divide by N clock
Divide by N clockDivide by N clock
Divide by N clock
Mantra VLSI
 
Flip Chip technology
Flip Chip technologyFlip Chip technology
Flip Chip technology
Mantra VLSI
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
Shailendra Gohil
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Satya P. Joshi
 
Counters
CountersCounters
Counters
Abhilash Nair
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
Jayanshu Gundaniya
 
Fraud Analytics
Fraud AnalyticsFraud Analytics
Fraud Analytics
Big Data Colombia
 
Vlsi physical design
Vlsi physical designVlsi physical design
Vlsi physical designI World Tech
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
Maryala Srinivas
 
Math1003 1.9 - Converting Decimal to Binary and Hex
Math1003 1.9 - Converting Decimal to Binary and HexMath1003 1.9 - Converting Decimal to Binary and Hex
Math1003 1.9 - Converting Decimal to Binary and Hexgcmath1003
 
Digital Electronics - TTL (Transistor Transistor Logic)
Digital Electronics - TTL (Transistor Transistor Logic)Digital Electronics - TTL (Transistor Transistor Logic)
Digital Electronics - TTL (Transistor Transistor Logic)
Radharaman Group Of Institutes,Bhopal,M.P.
 
TTL(Transistor Transistor Logic)
TTL(Transistor Transistor Logic)TTL(Transistor Transistor Logic)
TTL(Transistor Transistor Logic)
Army Public School and College -Faisal
 
Logic Gates Presentation
Logic Gates PresentationLogic Gates Presentation
Logic Gates Presentationnad407
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
Nipun Shah
 

Viewers also liked (20)

Number system
Number systemNumber system
Number system
 
verilog code
verilog codeverilog code
verilog code
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
 
CRC Error coding technique
CRC Error coding techniqueCRC Error coding technique
CRC Error coding technique
 
Ethertnet data transfer.ppt
Ethertnet data transfer.pptEthertnet data transfer.ppt
Ethertnet data transfer.ppt
 
Divide by N clock
Divide by N clockDivide by N clock
Divide by N clock
 
Flip Chip technology
Flip Chip technologyFlip Chip technology
Flip Chip technology
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
Counters
CountersCounters
Counters
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Fraud Analytics
Fraud AnalyticsFraud Analytics
Fraud Analytics
 
Verilog hdl
Verilog hdlVerilog hdl
Verilog hdl
 
Vlsi physical design
Vlsi physical designVlsi physical design
Vlsi physical design
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
 
Math1003 1.9 - Converting Decimal to Binary and Hex
Math1003 1.9 - Converting Decimal to Binary and HexMath1003 1.9 - Converting Decimal to Binary and Hex
Math1003 1.9 - Converting Decimal to Binary and Hex
 
Digital Electronics - TTL (Transistor Transistor Logic)
Digital Electronics - TTL (Transistor Transistor Logic)Digital Electronics - TTL (Transistor Transistor Logic)
Digital Electronics - TTL (Transistor Transistor Logic)
 
TTL(Transistor Transistor Logic)
TTL(Transistor Transistor Logic)TTL(Transistor Transistor Logic)
TTL(Transistor Transistor Logic)
 
Logic Gates Presentation
Logic Gates PresentationLogic Gates Presentation
Logic Gates Presentation
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
 

Similar to Basic electronics

Lecture 18 M - Copy.pptx
Lecture 18 M - Copy.pptxLecture 18 M - Copy.pptx
Lecture 18 M - Copy.pptx
AzeenShahid
 
Unit 2.pptx
Unit 2.pptxUnit 2.pptx
Unit 2.pptx
ChandraV13
 
Combinational logic 1
Combinational logic 1Combinational logic 1
Combinational logic 1
Heman Pathak
 
Square of an Input Number - Digital Logic Design | Lecture 5
Square of an Input Number - Digital Logic Design | Lecture 5Square of an Input Number - Digital Logic Design | Lecture 5
Square of an Input Number - Digital Logic Design | Lecture 5
JalpaMaheshwari1
 
Combinational logic 2
Combinational logic 2Combinational logic 2
Combinational logic 2
Heman Pathak
 
Electrónica digital: Display de 7 segmentos con compuertas lógicas
Electrónica digital: Display de 7 segmentos con compuertas lógicasElectrónica digital: Display de 7 segmentos con compuertas lógicas
Electrónica digital: Display de 7 segmentos con compuertas lógicas
SANTIAGO PABLO ALBERTO
 
Combinational circuit (7-Segment display)
Combinational circuit (7-Segment display)Combinational circuit (7-Segment display)
Combinational circuit (7-Segment display)
ali9753
 
Lec11 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- De...
Lec11 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- De...Lec11 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- De...
Lec11 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- De...
Hsien-Hsin Sean Lee, Ph.D.
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
SanjaiPrasad
 
Chapter-4-Combinational Logic.pdf
Chapter-4-Combinational Logic.pdfChapter-4-Combinational Logic.pdf
Chapter-4-Combinational Logic.pdf
GetinetGaroma1
 
Logic circuit2017
Logic circuit2017Logic circuit2017
Logic circuit2017
Lhorelie Arcega
 
Combinational Logic Circuit
Combinational Logic CircuitCombinational Logic Circuit
Combinational Logic Circuit
GargiKhanna1
 
Logic gates
Logic gates Logic gates
Logic gates
mohammed249
 
Modern+digital+electronics rp+jain
Modern+digital+electronics rp+jainModern+digital+electronics rp+jain
Modern+digital+electronics rp+jain
Venugopala Rao P
 
Digital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxDigital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptx
ssuser6feece1
 
Chapter 4 combinational_logic
Chapter 4 combinational_logicChapter 4 combinational_logic
Chapter 4 combinational_logic
Ch Farhan
 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptx
amudhak10
 
2 Combinational Logic Circuit 01
2 Combinational Logic Circuit 012 Combinational Logic Circuit 01
2 Combinational Logic Circuit 01guestde204e
 
Digital logic
Digital logicDigital logic
Digital logic
Md Shohel Rana
 
3306565.ppt
3306565.ppt3306565.ppt
3306565.ppt
JP Chicano
 

Similar to Basic electronics (20)

Lecture 18 M - Copy.pptx
Lecture 18 M - Copy.pptxLecture 18 M - Copy.pptx
Lecture 18 M - Copy.pptx
 
Unit 2.pptx
Unit 2.pptxUnit 2.pptx
Unit 2.pptx
 
Combinational logic 1
Combinational logic 1Combinational logic 1
Combinational logic 1
 
Square of an Input Number - Digital Logic Design | Lecture 5
Square of an Input Number - Digital Logic Design | Lecture 5Square of an Input Number - Digital Logic Design | Lecture 5
Square of an Input Number - Digital Logic Design | Lecture 5
 
Combinational logic 2
Combinational logic 2Combinational logic 2
Combinational logic 2
 
Electrónica digital: Display de 7 segmentos con compuertas lógicas
Electrónica digital: Display de 7 segmentos con compuertas lógicasElectrónica digital: Display de 7 segmentos con compuertas lógicas
Electrónica digital: Display de 7 segmentos con compuertas lógicas
 
Combinational circuit (7-Segment display)
Combinational circuit (7-Segment display)Combinational circuit (7-Segment display)
Combinational circuit (7-Segment display)
 
Lec11 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- De...
Lec11 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- De...Lec11 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- De...
Lec11 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- De...
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
 
Chapter-4-Combinational Logic.pdf
Chapter-4-Combinational Logic.pdfChapter-4-Combinational Logic.pdf
Chapter-4-Combinational Logic.pdf
 
Logic circuit2017
Logic circuit2017Logic circuit2017
Logic circuit2017
 
Combinational Logic Circuit
Combinational Logic CircuitCombinational Logic Circuit
Combinational Logic Circuit
 
Logic gates
Logic gates Logic gates
Logic gates
 
Modern+digital+electronics rp+jain
Modern+digital+electronics rp+jainModern+digital+electronics rp+jain
Modern+digital+electronics rp+jain
 
Digital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxDigital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptx
 
Chapter 4 combinational_logic
Chapter 4 combinational_logicChapter 4 combinational_logic
Chapter 4 combinational_logic
 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptx
 
2 Combinational Logic Circuit 01
2 Combinational Logic Circuit 012 Combinational Logic Circuit 01
2 Combinational Logic Circuit 01
 
Digital logic
Digital logicDigital logic
Digital logic
 
3306565.ppt
3306565.ppt3306565.ppt
3306565.ppt
 

Recently uploaded

CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
BhavyaRajput3
 
Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.
Ashokrao Mane college of Pharmacy Peth-Vadgaon
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
Jisc
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
Vikramjit Singh
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
heathfieldcps1
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
GeoBlogs
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Thiyagu K
 
Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
Peter Windle
 
A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
Peter Windle
 
The Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdfThe Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdf
kaushalkr1407
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
TechSoup
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9 .docxAcetabularia Information For Class 9 .docx
Acetabularia Information For Class 9 .docx
vaibhavrinwa19
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
JosvitaDsouza2
 
Model Attribute Check Company Auto Property
Model Attribute Check Company Auto PropertyModel Attribute Check Company Auto Property
Model Attribute Check Company Auto Property
Celine George
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
Anna Sz.
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela TaraOperation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela Tara
Balvir Singh
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
joachimlavalley1
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
DhatriParmar
 

Recently uploaded (20)

CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
 
Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.Biological Screening of Herbal Drugs in detailed.
Biological Screening of Herbal Drugs in detailed.
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
 
Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
 
A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
 
The Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdfThe Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdf
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9 .docxAcetabularia Information For Class 9 .docx
Acetabularia Information For Class 9 .docx
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
 
Model Attribute Check Company Auto Property
Model Attribute Check Company Auto PropertyModel Attribute Check Company Auto Property
Model Attribute Check Company Auto Property
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela TaraOperation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela Tara
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
 

Basic electronics