SlideShare a Scribd company logo
Combinational Logic
• Two classes of logic circuits:
• Combinational Circuits
• Sequential Circuits
• A Combinational circuit consists of logic
gates
• Output depends only on input
• A Sequential circuit consists of logic gates
and memory
• Output depends on current inputs and previous
ones (stored in memory)
• Memory defines the state of the circuit.
 Output is function of input only
i.e. no feedback
When input changes, output may change (after a delay)
•
•
•
•
•
•
n inputs m outputs
Combinational
Circuits

 Arithmetic & logical functions (adder,
subtractor, comparator)
 Data transmission(decoder, encoder,
multiplexer, de-multiplexer)
 Code converters( BCD, grey code,7-segment)
 Analysis
 Given a circuit, find out its function
 Function may be expressed as:
 Boolean function
 Truth table
 Design
 Given a desired function, determine its circuit
 Function may be expressed as:
 Boolean function
 Truth table
C
B
A
C
B
A
B
A
C
A
C
B
F1
F2
?
?
?
 Boolean Expression Approach
C
B
A
C
B
A
B
A
C
A
C
B
F1
F2
T2=ABC
T1=A+B+C
F2=AB+AC+BC
F’2=(A’+B’)(A’+C’)(B’+C’)
T3=AB'C'+A'BC'+A'B'C
F1=AB'C'+A'BC'+A'B'C+ABC
F2=AB+AC+BC
C
B
A
C
B
A
B
A
C
A
C
B
F1
F2
 Truth Table Approach
A B C F1 F2
0 0 0
= 0
= 0
= 0
= 0
= 0
= 0
= 0
= 0
= 0
= 0
= 0
= 0
0
0
0
0
0
0
1
0
0
0 0
C
B
A
C
B
A
B
A
C
A
C
B
F1
F2
 Truth Table Approach
= 0
= 0
= 1
= 0
= 0
= 1
= 0
= 0
= 0
= 1
= 0
= 1
0
1
0
0
0
0
1
1
1
A B C F1 F2
0 0 0 0 0
0 0 1 1 0
C
B
A
C
B
A
B
A
C
A
C
B
F1
F2
 Truth Table Approach
= 0
= 1
= 0
= 0
= 1
= 0
= 0
= 1
= 0
= 0
= 1
= 0
0
1
0
0
0
0
1
1
1
A B C F1 F2
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
C
B
A
C
B
A
B
A
C
A
C
B
F1
F2
 Truth Table Approach
= 0
= 1
= 1
= 0
= 1
= 1
= 0
= 1
= 0
= 1
= 1
= 1
0
1
0
0
1
1
0
0
0
A B C F1 F2
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
C
B
A
C
B
A
B
A
C
A
C
B
F1
F2
 Truth Table Approach
= 1
= 0
= 0
= 1
= 0
= 0
= 1
= 0
= 1
= 0
= 0
= 0
0
1
0
0
0
0
1
1
1
A B C F1 F2
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
C
B
A
C
B
A
B
A
C
A
C
B
F1
F2
 Truth Table Approach
= 1
= 0
= 1
= 1
= 0
= 1
= 1
= 0
= 1
= 1
= 0
= 1
0
1
0
1
0
1
0
0
0
A B C F1 F2
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
C
B
A
C
B
A
B
A
C
A
C
B
F1
F2
 Truth Table Approach
= 1
= 1
= 0
= 1
= 1
= 0
= 1
= 1
= 1
= 0
= 1
= 0
0
1
1
0
0
1
0
0
0
A B C F1 F2
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
C
B
A
C
B
A
B
A
C
A
C
B
F1
F2
 Truth Table Approach
= 1
= 1
= 1
= 1
= 1
= 1
= 1
= 1
= 1
= 1
= 1
= 1
1
1
1
1
1
1
0
0
1
A B C F1 F2
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
B
0 1 0 1
A 1 0 1 0
C
B
0 0 1 0
A 0 1 1 1
C
F1=AB'C'+A'BC'+A'B'C+ABC F2=AB+AC+BC
 Given a problem statement:
 Determine the number of inputs and outputs
 Derive the truth table
 Simplify the Boolean expression for each output
 Produce the required circuit
Example:
Design a circuit to convert a “BCD” code to “Excess 3”
code
 4-bits
 0-9 values
 4-bits
 Value+3
?
 Excess 3 code It is a basically a binary code which is
made by adding 3 with the equivalent decimal of a
binary number and again converting it into binary
number. So if we consider any binary number we have to
first convert it into decimal number then add 3 with it
and then convert it into binary and we will get the
excess 3 equivalent of that number.
 BCD-to-Excess 3 Converter
A B C D w x y z
0 0 0 0 0 0 1 1
0 0 0 1 0 1 0 0
0 0 1 0 0 1 0 1
0 0 1 1 0 1 1 0
0 1 0 0 0 1 1 1
0 1 0 1 1 0 0 0
0 1 1 0 1 0 0 1
0 1 1 1 1 0 1 0
1 0 0 0 1 0 1 1
1 0 0 1 1 1 0 0
1 0 1 0 x x x x
1 0 1 1 x x x x
1 1 0 0 x x x x
1 1 0 1 x x x x
1 1 1 0 x x x x
1 1 1 1 x x x x
C
1 1 1
B
A
x x x x
1 1 x x
D
C
1 1 1
1
B
A
x x x x
1 x x
D
C
1 1
1 1
B
A
x x x x
1 x x
D
C
1 1
1 1
B
A
x x x x
1 x x
D
w = A+BC+BD x = B’C+B’D+BC’D’
y = C’D’+CD z = D’
 BCD-to-Excess 3 Converter
A B C D w x y z
0 0 0 0 0 0 1 1
0 0 0 1 0 1 0 0
0 0 1 0 0 1 0 1
0 0 1 1 0 1 1 0
0 1 0 0 0 1 1 1
0 1 0 1 1 0 0 0
0 1 1 0 1 0 0 1
0 1 1 1 1 0 1 0
1 0 0 0 1 0 1 1
1 0 0 1 1 1 0 0
1 0 1 0 x x x x
1 0 1 1 x x x x
1 1 0 0 x x x x
1 1 0 1 x x x x
1 1 1 0 x x x x
1 1 1 1 x x x x
w
x
D
C
z
y
B
A
w = A + B(C+D)
x = B’(C+D) + B(C+D)’
y = (C+D)’ + CD
z = D’
 Seven-Segment Display
• A seven-segment display is digital readout
found in electronic devices like clocks, TVs,
etc.
• Made of seven light-emitting diodes (LED)
segments; each segment is controlled separately.
a
b
c
g
e
d
f
?
w
x
y
z
a
b
c
d
e
f
g
w x y z a b c d e f g
0 0 0 0 1 1 1 1 1 1 0
0 0 0 1 0 1 1 0 0 0 0
0 0 1 0 1 1 0 1 1 0 1
0 0 1 1 1 1 1 1 0 0 1
0 1 0 0 0 1 1 0 0 1 1
0 1 0 1 1 0 1 1 0 1 1
0 1 1 0 1 0 1 1 1 1 1
0 1 1 1 1 1 1 0 0 0 0
1 0 0 0 1 1 1 1 1 1 1
1 0 0 1 1 1 1 1 0 1 1
1 0 1 0 x x x x x x x
1 0 1 1 x x x x x x x
1 1 0 0 x x x x x x x
1 1 0 1 x x x x x x x
1 1 1 0 x x x x x x x
1 1 1 1 x x x x x x x
y
1 1 1
1 1 1
x
w
x x x x
1 1 x x
z
BCD code
a = w + y + xz + x’z’ b = . . .
c = . . .
d = . . .
 Design Problem:01
Write the Boolean logic Equation and draw
the logic circuit that represents the following
statement:
“A bank burglar alarm (A) is to activate if it
is after bank hours (H) and the front door (F)
is opened or if it is after banking hours (H)
and the vault door is opened (V)”.
 Design Problem:02
Design a Majority function generator for 3-bit
input.
 Design Problem:03
Design a system called a parallel binary
comparator, that compares the 4 – bit binary
string A to the 4 – bit binary string B. if the
strings are exactly equal, provide a HIGH –
level output to drive a warning buzzer.
 Half Adder
The half adder adds two one-bit binary numbers
(AB). The output is the sum of the two bits (S)
and the carry (C)
 Adds 1-bit plus 1-bit
 Produces Sum and Carry
HA
x
y
S
C
x y C S
0 0 0 0
0 1 0 1
1 0 0 1
1 1 1 0
x
+ y
───
C S
x
y
S
C
 Full Adder
The full-adder circuit adds three one-bit binary
numbers and outputs two one-bit binary
numbers, a sum (S) and a carry (C1)
 Adds 1-bit plus 1-bit plus 1-bit
 Produces Sum and Carry
x y z C S
0 0 0 0 0
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 0
1 1 1 1 1
x
+ y
+ z
───
C S
FA
x
y
z
S
C
y
0 1 0 1
x 1 0 1 0
z
y
0 0 1 0
x 0 1 1 1
z
S = xy'z'+x'yz'+x'y'z+xyz = x  y  z
C = xy + xz + yz
 Full Adder
x
y
z
S
C
x
y
x
z
y
z
x
y
z
x
y
z
x
y
z
x
y
z
x
y
z
x
y
z
x
y
x
z
y
z
S
C
S = xy'z'+x'yz'+x'y'z+xyz = x  y  z
C = xy + xz + yz
Manipulating the Equations:
S = X  Y  Z
C = XY + XZ + YZ
Manipulating the Equations:
S = ( X  Y )  Z
C = XY + XZ + YZ
= XY + XYZ + XY’Z + X’YZ + XYZ
= XY( 1 + Z) + Z(XY’ + X’Y)
= XY + Z(X  Y )
Manipulating the Equations:
S = ( X  Y )  Z
C = XY + XZ + YZ = XY + Z(X  Y )
Think
of Z as
a carry
in
A digital circuit that produces the arithmetic
sum of two binary numbers
• How to build an adder for n-bit numbers?
• Example: 4-Bit Adder
• Inputs ?
• Outputs ?
• What is the size of the truth table?
• How many functions to optimize?
• How to build an adder for n-bit numbers?
• Example: 4-Bit Adder
• Inputs ? 9 inputs
• Outputs ? 5 outputs
• What is the size of the truth table? 512 rows!
• How many functions to optimize? 5 functions
1 0 0 0
0 1 0 1
+ 0 1 1 0
1 0 1 1
 To add n-bit numbers:
• Use n Full-Adders in Cascade.
• The carries propagates as in addition by hand.
Carry in
This adder is called ripple carry adder
c3 c2 c1 .
+ x3 x2 x1 x0
+ y3 y2 y1 y0
────────
Cy S3 S2 S1 S0
FA
x3 x2 x1 x0
FA
FA
FA
y3 y2 y1 y0
S3 S2 S1 S0
C4 C3 C2 C1
0
Binary Adder
x3x2x1x0 y3y2y1y0
S3S2S1S0
C0
Cy
Carry
Propagate
Addition
 Half Subtractor
A logic circuit which is used for subtracting one
single bit binary number from another single
bit binary number is called half subtractor.
S.No
INPUT OUTPUT
A B DIFF BORR
1. 0 0 0 0
2. 0 1 1 1
3. 1 0 1 0
4. 1 1 0 0
 Half Subtractor
 Full Subtractor
The Full subtractor is a combinational circuit
which is used to perform subtraction of three
bits.
 Full Subtractor
S.
No
INPUT OUTPUT
A B C DIFF BORR
1. 0 0 0 0 0
2. 0 0 1 1 1
3. 0 1 0 1 1
4. 0 1 1 0 1
5. 1 0 0 1 0
6. 1 0 1 0 0
7. 1 1 0 0 0
8. 1 1 1 1 1
 Derive simplified Boolean expressions for
Half Subtractor and Full Subtractor.
 How to build a subtractor using 2’s
complement?
 How to build a subtractor using 2’s
complement?
1
S = A + ( -B)
 How to build a circuit that performs both
addition and subtraction?
Using full adders and XOR we can build an Adder/Subtractor!
0 : Add
1: subtract

More Related Content

Similar to Lecture 18 M - Copy.pptx

Digital logic
Digital logicDigital logic
Digital logic
Md Shohel Rana
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
ThanmayiKumar
 
Digital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxDigital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptx
ssuser6feece1
 
Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
Pavan Mukku
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
Krishnavenimanickam2
 
dd_sampleslides.ppt
dd_sampleslides.pptdd_sampleslides.ppt
dd_sampleslides.ppt
wafawafa52
 
LOGIC GATES - SARTHAK YADAV
LOGIC GATES - SARTHAK YADAVLOGIC GATES - SARTHAK YADAV
LOGIC GATES - SARTHAK YADAV
Deepak Yadav
 
04 comb ex
04 comb ex04 comb ex
04 comb ex
Aravindharamanan S
 
11-PLDs.pdf
11-PLDs.pdf11-PLDs.pdf
11-PLDs.pdf
KoayFT
 
Basic electronics
Basic electronicsBasic electronics
Basic electronics
Mantra VLSI
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
SanjaiPrasad
 
Logic gates
Logic gatesLogic gates
Logic gates
khush amdin
 
elec2200-6.pdf
elec2200-6.pdfelec2200-6.pdf
elec2200-6.pdf
AttareqTareq
 
3,EEng k-map.pdf
3,EEng k-map.pdf3,EEng k-map.pdf
3,EEng k-map.pdf
DamotTesfaye
 
Combinational logic 2
Combinational logic 2Combinational logic 2
Combinational logic 2
Heman Pathak
 
Lesson Week 1-2.pptx
Lesson Week 1-2.pptxLesson Week 1-2.pptx
Lesson Week 1-2.pptx
ChristineTorrepenida1
 
boolean algebra exercises
boolean algebra exercisesboolean algebra exercises
boolean algebra exercises
i i
 

Similar to Lecture 18 M - Copy.pptx (20)

Digital logic
Digital logicDigital logic
Digital logic
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
 
Digital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxDigital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptx
 
Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
 
dd_sampleslides.ppt
dd_sampleslides.pptdd_sampleslides.ppt
dd_sampleslides.ppt
 
Adders
AddersAdders
Adders
 
LOGIC GATES - SARTHAK YADAV
LOGIC GATES - SARTHAK YADAVLOGIC GATES - SARTHAK YADAV
LOGIC GATES - SARTHAK YADAV
 
04 comb ex
04 comb ex04 comb ex
04 comb ex
 
Chapter-3.ppt
Chapter-3.pptChapter-3.ppt
Chapter-3.ppt
 
11-PLDs.pdf
11-PLDs.pdf11-PLDs.pdf
11-PLDs.pdf
 
Basic electronics
Basic electronicsBasic electronics
Basic electronics
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
elec2200-6.pdf
elec2200-6.pdfelec2200-6.pdf
elec2200-6.pdf
 
3,EEng k-map.pdf
3,EEng k-map.pdf3,EEng k-map.pdf
3,EEng k-map.pdf
 
Combinational logic 2
Combinational logic 2Combinational logic 2
Combinational logic 2
 
Lesson Week 1-2.pptx
Lesson Week 1-2.pptxLesson Week 1-2.pptx
Lesson Week 1-2.pptx
 
Arithmatic &Logic Unit
Arithmatic &Logic UnitArithmatic &Logic Unit
Arithmatic &Logic Unit
 
boolean algebra exercises
boolean algebra exercisesboolean algebra exercises
boolean algebra exercises
 

Recently uploaded

Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
EduSkills OECD
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
DhatriParmar
 
A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
Peter Windle
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
EverAndrsGuerraGuerr
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
joachimlavalley1
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
Jisc
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Atul Kumar Singh
 
Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
Peter Windle
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
beazzy04
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
Sandy Millin
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
Jheel Barad
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 
678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf
CarlosHernanMontoyab2
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
Jisc
 
Honest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptxHonest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptx
timhan337
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
Anna Sz.
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
SACHIN R KONDAGURI
 

Recently uploaded (20)

Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
 
A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
 
How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...How libraries can support authors with open access requirements for UKRI fund...
How libraries can support authors with open access requirements for UKRI fund...
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
 
Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 
678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
 
Honest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptxHonest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptx
 
Polish students' mobility in the Czech Republic
Polish students' mobility in the Czech RepublicPolish students' mobility in the Czech Republic
Polish students' mobility in the Czech Republic
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
 

Lecture 18 M - Copy.pptx

  • 2. • Two classes of logic circuits: • Combinational Circuits • Sequential Circuits • A Combinational circuit consists of logic gates • Output depends only on input • A Sequential circuit consists of logic gates and memory • Output depends on current inputs and previous ones (stored in memory) • Memory defines the state of the circuit.
  • 3.  Output is function of input only i.e. no feedback When input changes, output may change (after a delay) • • • • • • n inputs m outputs Combinational Circuits 
  • 4.  Arithmetic & logical functions (adder, subtractor, comparator)  Data transmission(decoder, encoder, multiplexer, de-multiplexer)  Code converters( BCD, grey code,7-segment)
  • 5.  Analysis  Given a circuit, find out its function  Function may be expressed as:  Boolean function  Truth table  Design  Given a desired function, determine its circuit  Function may be expressed as:  Boolean function  Truth table C B A C B A B A C A C B F1 F2 ? ? ?
  • 6.  Boolean Expression Approach C B A C B A B A C A C B F1 F2 T2=ABC T1=A+B+C F2=AB+AC+BC F’2=(A’+B’)(A’+C’)(B’+C’) T3=AB'C'+A'BC'+A'B'C F1=AB'C'+A'BC'+A'B'C+ABC F2=AB+AC+BC
  • 7. C B A C B A B A C A C B F1 F2  Truth Table Approach A B C F1 F2 0 0 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 0 0 0 0 0 0 1 0 0 0 0
  • 8. C B A C B A B A C A C B F1 F2  Truth Table Approach = 0 = 0 = 1 = 0 = 0 = 1 = 0 = 0 = 0 = 1 = 0 = 1 0 1 0 0 0 0 1 1 1 A B C F1 F2 0 0 0 0 0 0 0 1 1 0
  • 9. C B A C B A B A C A C B F1 F2  Truth Table Approach = 0 = 1 = 0 = 0 = 1 = 0 = 0 = 1 = 0 = 0 = 1 = 0 0 1 0 0 0 0 1 1 1 A B C F1 F2 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0
  • 10. C B A C B A B A C A C B F1 F2  Truth Table Approach = 0 = 1 = 1 = 0 = 1 = 1 = 0 = 1 = 0 = 1 = 1 = 1 0 1 0 0 1 1 0 0 0 A B C F1 F2 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1
  • 11. C B A C B A B A C A C B F1 F2  Truth Table Approach = 1 = 0 = 0 = 1 = 0 = 0 = 1 = 0 = 1 = 0 = 0 = 0 0 1 0 0 0 0 1 1 1 A B C F1 F2 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0
  • 12. C B A C B A B A C A C B F1 F2  Truth Table Approach = 1 = 0 = 1 = 1 = 0 = 1 = 1 = 0 = 1 = 1 = 0 = 1 0 1 0 1 0 1 0 0 0 A B C F1 F2 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1
  • 13. C B A C B A B A C A C B F1 F2  Truth Table Approach = 1 = 1 = 0 = 1 = 1 = 0 = 1 = 1 = 1 = 0 = 1 = 0 0 1 1 0 0 1 0 0 0 A B C F1 F2 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1
  • 14. C B A C B A B A C A C B F1 F2  Truth Table Approach = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 1 1 1 1 1 1 0 0 1 A B C F1 F2 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 B 0 1 0 1 A 1 0 1 0 C B 0 0 1 0 A 0 1 1 1 C F1=AB'C'+A'BC'+A'B'C+ABC F2=AB+AC+BC
  • 15.  Given a problem statement:  Determine the number of inputs and outputs  Derive the truth table  Simplify the Boolean expression for each output  Produce the required circuit Example: Design a circuit to convert a “BCD” code to “Excess 3” code  4-bits  0-9 values  4-bits  Value+3 ?
  • 16.  Excess 3 code It is a basically a binary code which is made by adding 3 with the equivalent decimal of a binary number and again converting it into binary number. So if we consider any binary number we have to first convert it into decimal number then add 3 with it and then convert it into binary and we will get the excess 3 equivalent of that number.
  • 17.  BCD-to-Excess 3 Converter A B C D w x y z 0 0 0 0 0 0 1 1 0 0 0 1 0 1 0 0 0 0 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 0 0 1 1 1 0 1 0 1 1 0 0 0 0 1 1 0 1 0 0 1 0 1 1 1 1 0 1 0 1 0 0 0 1 0 1 1 1 0 0 1 1 1 0 0 1 0 1 0 x x x x 1 0 1 1 x x x x 1 1 0 0 x x x x 1 1 0 1 x x x x 1 1 1 0 x x x x 1 1 1 1 x x x x C 1 1 1 B A x x x x 1 1 x x D C 1 1 1 1 B A x x x x 1 x x D C 1 1 1 1 B A x x x x 1 x x D C 1 1 1 1 B A x x x x 1 x x D w = A+BC+BD x = B’C+B’D+BC’D’ y = C’D’+CD z = D’
  • 18.  BCD-to-Excess 3 Converter A B C D w x y z 0 0 0 0 0 0 1 1 0 0 0 1 0 1 0 0 0 0 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 0 0 1 1 1 0 1 0 1 1 0 0 0 0 1 1 0 1 0 0 1 0 1 1 1 1 0 1 0 1 0 0 0 1 0 1 1 1 0 0 1 1 1 0 0 1 0 1 0 x x x x 1 0 1 1 x x x x 1 1 0 0 x x x x 1 1 0 1 x x x x 1 1 1 0 x x x x 1 1 1 1 x x x x w x D C z y B A w = A + B(C+D) x = B’(C+D) + B(C+D)’ y = (C+D)’ + CD z = D’
  • 19.  Seven-Segment Display • A seven-segment display is digital readout found in electronic devices like clocks, TVs, etc. • Made of seven light-emitting diodes (LED) segments; each segment is controlled separately.
  • 20. a b c g e d f ? w x y z a b c d e f g w x y z a b c d e f g 0 0 0 0 1 1 1 1 1 1 0 0 0 0 1 0 1 1 0 0 0 0 0 0 1 0 1 1 0 1 1 0 1 0 0 1 1 1 1 1 1 0 0 1 0 1 0 0 0 1 1 0 0 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1 0 1 1 1 1 1 1 0 0 0 0 1 0 0 0 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 0 1 1 1 0 1 0 x x x x x x x 1 0 1 1 x x x x x x x 1 1 0 0 x x x x x x x 1 1 0 1 x x x x x x x 1 1 1 0 x x x x x x x 1 1 1 1 x x x x x x x y 1 1 1 1 1 1 x w x x x x 1 1 x x z BCD code a = w + y + xz + x’z’ b = . . . c = . . . d = . . .
  • 21.  Design Problem:01 Write the Boolean logic Equation and draw the logic circuit that represents the following statement: “A bank burglar alarm (A) is to activate if it is after bank hours (H) and the front door (F) is opened or if it is after banking hours (H) and the vault door is opened (V)”.
  • 22.  Design Problem:02 Design a Majority function generator for 3-bit input.
  • 23.  Design Problem:03 Design a system called a parallel binary comparator, that compares the 4 – bit binary string A to the 4 – bit binary string B. if the strings are exactly equal, provide a HIGH – level output to drive a warning buzzer.
  • 24.  Half Adder The half adder adds two one-bit binary numbers (AB). The output is the sum of the two bits (S) and the carry (C)  Adds 1-bit plus 1-bit  Produces Sum and Carry HA x y S C x y C S 0 0 0 0 0 1 0 1 1 0 0 1 1 1 1 0 x + y ─── C S x y S C
  • 25.  Full Adder The full-adder circuit adds three one-bit binary numbers and outputs two one-bit binary numbers, a sum (S) and a carry (C1)  Adds 1-bit plus 1-bit plus 1-bit  Produces Sum and Carry x y z C S 0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1 x + y + z ─── C S FA x y z S C y 0 1 0 1 x 1 0 1 0 z y 0 0 1 0 x 0 1 1 1 z S = xy'z'+x'yz'+x'y'z+xyz = x  y  z C = xy + xz + yz
  • 26.  Full Adder x y z S C x y x z y z x y z x y z x y z x y z x y z x y z x y x z y z S C S = xy'z'+x'yz'+x'y'z+xyz = x  y  z C = xy + xz + yz
  • 27. Manipulating the Equations: S = X  Y  Z C = XY + XZ + YZ
  • 28. Manipulating the Equations: S = ( X  Y )  Z C = XY + XZ + YZ = XY + XYZ + XY’Z + X’YZ + XYZ = XY( 1 + Z) + Z(XY’ + X’Y) = XY + Z(X  Y )
  • 29. Manipulating the Equations: S = ( X  Y )  Z C = XY + XZ + YZ = XY + Z(X  Y ) Think of Z as a carry in
  • 30. A digital circuit that produces the arithmetic sum of two binary numbers • How to build an adder for n-bit numbers? • Example: 4-Bit Adder • Inputs ? • Outputs ? • What is the size of the truth table? • How many functions to optimize?
  • 31. • How to build an adder for n-bit numbers? • Example: 4-Bit Adder • Inputs ? 9 inputs • Outputs ? 5 outputs • What is the size of the truth table? 512 rows! • How many functions to optimize? 5 functions
  • 32. 1 0 0 0 0 1 0 1 + 0 1 1 0 1 0 1 1  To add n-bit numbers: • Use n Full-Adders in Cascade. • The carries propagates as in addition by hand. Carry in This adder is called ripple carry adder
  • 33. c3 c2 c1 . + x3 x2 x1 x0 + y3 y2 y1 y0 ──────── Cy S3 S2 S1 S0 FA x3 x2 x1 x0 FA FA FA y3 y2 y1 y0 S3 S2 S1 S0 C4 C3 C2 C1 0 Binary Adder x3x2x1x0 y3y2y1y0 S3S2S1S0 C0 Cy Carry Propagate Addition
  • 34.  Half Subtractor A logic circuit which is used for subtracting one single bit binary number from another single bit binary number is called half subtractor.
  • 35. S.No INPUT OUTPUT A B DIFF BORR 1. 0 0 0 0 2. 0 1 1 1 3. 1 0 1 0 4. 1 1 0 0  Half Subtractor
  • 36.
  • 37.  Full Subtractor The Full subtractor is a combinational circuit which is used to perform subtraction of three bits.
  • 38.  Full Subtractor S. No INPUT OUTPUT A B C DIFF BORR 1. 0 0 0 0 0 2. 0 0 1 1 1 3. 0 1 0 1 1 4. 0 1 1 0 1 5. 1 0 0 1 0 6. 1 0 1 0 0 7. 1 1 0 0 0 8. 1 1 1 1 1
  • 39.
  • 40.  Derive simplified Boolean expressions for Half Subtractor and Full Subtractor.
  • 41.  How to build a subtractor using 2’s complement?
  • 42.  How to build a subtractor using 2’s complement? 1 S = A + ( -B)
  • 43.  How to build a circuit that performs both addition and subtraction?
  • 44. Using full adders and XOR we can build an Adder/Subtractor! 0 : Add 1: subtract