This document provides an overview of system on chip (SoC) interconnect architectures and standard bus protocols. It discusses key considerations for choosing an interconnect architecture such as bandwidth, latency, and clock domains. Common SoC bus standards including AMBA, CoreConnect, and Wishbone are described along with their bus architectures and components. The document also provides details on specific buses within standards, such as AMBA's AHB, ASB, and APB buses and CoreConnect's PLB, OPB, and DCR buses.
This presentation discusses the details of the I2C protocol and interfacing of EEPROM with 8051 based on I2C protocol. It also discusses the other applications of I2C protocol
Introduction – Multiple tasks and multiple processes – Multirate systems- Preemptive realtime operating systems- Priority based scheduling- Interprocess communication mechanisms – Evaluating operating system performance- power optimization strategies for processes –Example Real time operating systems-POSIX-Windows CE. – Distributed embedded systems – MPSoCs and shared memory multiprocessors. – Design Example – Audio player, Engine control unit – Video accelerator.
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded SystemsArti Parab Academics
Core of embedded systems: microprocessors and microcontrollers, RISC and CISC controllers, Big endian and Little endian processors, Application specific ICs, Programmable logic devices, COTS, sensors and actuators, communication interface, embedded firmware, other system components.
This Presentation describes the ARM CORTEX M3 core processor with the details of the core peripherals. Soon a CORTEX base controller(STM32F100RBT6) ppt will be uploaded. For more information mail me at:gaurav.iitkg@gmail.com.
I2C is a serial protocol for two-wire interface to connect low-speed devices like microcontrollers, EEPROMs, A/D and D/A converters, I/O interfaces and other similar peripherals in embedded systems. It was invented by Philips and now it is used by almost all major IC manufacturers. Each I2C slave device needs an address – they must still be obtained from NXP (formerly Philips semiconductors).
This presentation discusses the details of the I2C protocol and interfacing of EEPROM with 8051 based on I2C protocol. It also discusses the other applications of I2C protocol
Introduction – Multiple tasks and multiple processes – Multirate systems- Preemptive realtime operating systems- Priority based scheduling- Interprocess communication mechanisms – Evaluating operating system performance- power optimization strategies for processes –Example Real time operating systems-POSIX-Windows CE. – Distributed embedded systems – MPSoCs and shared memory multiprocessors. – Design Example – Audio player, Engine control unit – Video accelerator.
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded SystemsArti Parab Academics
Core of embedded systems: microprocessors and microcontrollers, RISC and CISC controllers, Big endian and Little endian processors, Application specific ICs, Programmable logic devices, COTS, sensors and actuators, communication interface, embedded firmware, other system components.
This Presentation describes the ARM CORTEX M3 core processor with the details of the core peripherals. Soon a CORTEX base controller(STM32F100RBT6) ppt will be uploaded. For more information mail me at:gaurav.iitkg@gmail.com.
I2C is a serial protocol for two-wire interface to connect low-speed devices like microcontrollers, EEPROMs, A/D and D/A converters, I/O interfaces and other similar peripherals in embedded systems. It was invented by Philips and now it is used by almost all major IC manufacturers. Each I2C slave device needs an address – they must still be obtained from NXP (formerly Philips semiconductors).
Design and Implementation of Axi-Apb Bridge based on Amba 4.0ijsrd.com
ARM introduced the Advanced Microcontroller Bus Architecture (AMBA) 4.0 specifications in March 2010, which includes Advanced eXtensible Interface (AXI) 4.0. AMBA bus protocol has become the de facto standard SoC bus. That means more and more existing IPs must be able to communicate with AMBA 4.0 bus. Based on AMBA 4.0 bus, we designed an Intellectual Property (IP) core of Advanced Peripheral Bus (APB) bridge, which translates the AXI4.0-lite transactions into APB 4.0 transactions. The bridge provides an interface between the high-performance AXI bus and low-power APB domain.
Pragmatic Optimization in Modern Programming - Mastering Compiler OptimizationsMarina Kolpakova
Explains compilers optimizations, gives taxanomy and examples. The examples are mostly compiler for ARM armv7-a and armv8-a targets, but most of optimizations are machine independent.
Pragmatic Optimization in Modern Programming - Ordering Optimization ApproachesMarina Kolpakova
The slides give an idea about how to look pragmatically at software optimization and order optimization approaches according to this pragmatic point of view
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
A ULTRA-LOW POWER ROUTER DESIGN FOR NETWORK ON CHIPijaceeejournal
The design of more complex systems becomes an increasingly difficult task because of different issues
related to latency, design reuse, throughput and cost that has to be considered while designing. In
Real-time applications there are different communication needs among the cores. When NoCs (Networks
on chip) are the means to interconnect the cores, use of some techniques to optimize the
communication are indispensable. From the performance point of view, large buffer sizes ensure
performance during different applications execution. But unfortunately, these same buffers are the main
responsible for the router total power dissipation. Another aspect is that by sizing buffers for the worst case
latency incurs in extra dissipation for the mean case, which is much more frequent. Reconfigurable router
architecture for NOC is designed for processing elements communicate over a second
communication level using direct-links between another node elements. Several possibilities to use the
router as additional resources to enhance complexity of modules are presented. The reconfigurable router
is evaluated in terms of area, speed and latencies. The proposed router was described in VHDL and used
the ModelSim tool to simulate the code. Analyses the average power consumption, area, and frequency
results to a standard cell library using the Design Compiler tool. With the reconfigurable router it was
possible to reduce the congestion in the network, while at the same time reducing power dissipation and
improving energy.
This pdf is about the CAN communication protocol, which is vital for automobiles.A Brief Overview. The CAN bus protocol is defined by the ISO 11898-1 standard and can be summarized like this: The physical layer uses differential transmission on a twisted pair wire. A non-destructive bit-wise arbitration is used to control access to the bus. This is made with the help of Engineersgarage.
System on Chip is a an IC that integrates all the components of an electronic system. This presentation is based on the current trends and challenges in the IP based SOC design.
Blooms Taxonomy in Engineering EducationA B Shinde
The objective of this presentation is to create awareness among the aspirants regarding the Blooms Taxonomy, how it can be related to define Course objectives and outcomes as well as to assess the students level
This presentation covers the basic guidelines regarding how to face the interview including resume writing, aptitude test, group discussion and facing interview confidently...
Immunizing Image Classifiers Against Localized Adversary Attacksgerogepatton
This paper addresses the vulnerability of deep learning models, particularly convolutional neural networks
(CNN)s, to adversarial attacks and presents a proactive training technique designed to counter them. We
introduce a novel volumization algorithm, which transforms 2D images into 3D volumetric representations.
When combined with 3D convolution and deep curriculum learning optimization (CLO), itsignificantly improves
the immunity of models against localized universal attacks by up to 40%. We evaluate our proposed approach
using contemporary CNN architectures and the modified Canadian Institute for Advanced Research (CIFAR-10
and CIFAR-100) and ImageNet Large Scale Visual Recognition Challenge (ILSVRC12) datasets, showcasing
accuracy improvements over previous techniques. The results indicate that the combination of the volumetric
input and curriculum learning holds significant promise for mitigating adversarial attacks without necessitating
adversary training.
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdffxintegritypublishin
Advancements in technology unveil a myriad of electrical and electronic breakthroughs geared towards efficiently harnessing limited resources to meet human energy demands. The optimization of hybrid solar PV panels and pumped hydro energy supply systems plays a pivotal role in utilizing natural resources effectively. This initiative not only benefits humanity but also fosters environmental sustainability. The study investigated the design optimization of these hybrid systems, focusing on understanding solar radiation patterns, identifying geographical influences on solar radiation, formulating a mathematical model for system optimization, and determining the optimal configuration of PV panels and pumped hydro storage. Through a comparative analysis approach and eight weeks of data collection, the study addressed key research questions related to solar radiation patterns and optimal system design. The findings highlighted regions with heightened solar radiation levels, showcasing substantial potential for power generation and emphasizing the system's efficiency. Optimizing system design significantly boosted power generation, promoted renewable energy utilization, and enhanced energy storage capacity. The study underscored the benefits of optimizing hybrid solar PV panels and pumped hydro energy supply systems for sustainable energy usage. Optimizing the design of solar PV panels and pumped hydro energy supply systems as examined across diverse climatic conditions in a developing country, not only enhances power generation but also improves the integration of renewable energy sources and boosts energy storage capacities, particularly beneficial for less economically prosperous regions. Additionally, the study provides valuable insights for advancing energy research in economically viable areas. Recommendations included conducting site-specific assessments, utilizing advanced modeling tools, implementing regular maintenance protocols, and enhancing communication among system components.
About
Indigenized remote control interface card suitable for MAFI system CCR equipment. Compatible for IDM8000 CCR. Backplane mounted serial and TCP/Ethernet communication module for CCR remote access. IDM 8000 CCR remote control on serial and TCP protocol.
• Remote control: Parallel or serial interface.
• Compatible with MAFI CCR system.
• Compatible with IDM8000 CCR.
• Compatible with Backplane mount serial communication.
• Compatible with commercial and Defence aviation CCR system.
• Remote control system for accessing CCR and allied system over serial or TCP.
• Indigenized local Support/presence in India.
• Easy in configuration using DIP switches.
Technical Specifications
Indigenized remote control interface card suitable for MAFI system CCR equipment. Compatible for IDM8000 CCR. Backplane mounted serial and TCP/Ethernet communication module for CCR remote access. IDM 8000 CCR remote control on serial and TCP protocol.
Key Features
Indigenized remote control interface card suitable for MAFI system CCR equipment. Compatible for IDM8000 CCR. Backplane mounted serial and TCP/Ethernet communication module for CCR remote access. IDM 8000 CCR remote control on serial and TCP protocol.
• Remote control: Parallel or serial interface
• Compatible with MAFI CCR system
• Copatiable with IDM8000 CCR
• Compatible with Backplane mount serial communication.
• Compatible with commercial and Defence aviation CCR system.
• Remote control system for accessing CCR and allied system over serial or TCP.
• Indigenized local Support/presence in India.
Application
• Remote control: Parallel or serial interface.
• Compatible with MAFI CCR system.
• Compatible with IDM8000 CCR.
• Compatible with Backplane mount serial communication.
• Compatible with commercial and Defence aviation CCR system.
• Remote control system for accessing CCR and allied system over serial or TCP.
• Indigenized local Support/presence in India.
• Easy in configuration using DIP switches.
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Dr.Costas Sachpazis
Terzaghi's soil bearing capacity theory, developed by Karl Terzaghi, is a fundamental principle in geotechnical engineering used to determine the bearing capacity of shallow foundations. This theory provides a method to calculate the ultimate bearing capacity of soil, which is the maximum load per unit area that the soil can support without undergoing shear failure. The Calculation HTML Code included.
Hierarchical Digital Twin of a Naval Power SystemKerry Sado
A hierarchical digital twin of a Naval DC power system has been developed and experimentally verified. Similar to other state-of-the-art digital twins, this technology creates a digital replica of the physical system executed in real-time or faster, which can modify hardware controls. However, its advantage stems from distributing computational efforts by utilizing a hierarchical structure composed of lower-level digital twin blocks and a higher-level system digital twin. Each digital twin block is associated with a physical subsystem of the hardware and communicates with a singular system digital twin, which creates a system-level response. By extracting information from each level of the hierarchy, power system controls of the hardware were reconfigured autonomously. This hierarchical digital twin development offers several advantages over other digital twins, particularly in the field of naval power systems. The hierarchical structure allows for greater computational efficiency and scalability while the ability to autonomously reconfigure hardware controls offers increased flexibility and responsiveness. The hierarchical decomposition and models utilized were well aligned with the physical twin, as indicated by the maximum deviations between the developed digital twin hierarchy and the hardware.
Cosmetic shop management system project report.pdfKamal Acharya
Buying new cosmetic products is difficult. It can even be scary for those who have sensitive skin and are prone to skin trouble. The information needed to alleviate this problem is on the back of each product, but it's thought to interpret those ingredient lists unless you have a background in chemistry.
Instead of buying and hoping for the best, we can use data science to help us predict which products may be good fits for us. It includes various function programs to do the above mentioned tasks.
Data file handling has been effectively used in the program.
The automated cosmetic shop management system should deal with the automation of general workflow and administration process of the shop. The main processes of the system focus on customer's request where the system is able to search the most appropriate products and deliver it to the customers. It should help the employees to quickly identify the list of cosmetic product that have reached the minimum quantity and also keep a track of expired date for each cosmetic product. It should help the employees to find the rack number in which the product is placed.It is also Faster and more efficient way.
Student information management system project report ii.pdfKamal Acharya
Our project explains about the student management. This project mainly explains the various actions related to student details. This project shows some ease in adding, editing and deleting the student details. It also provides a less time consuming process for viewing, adding, editing and deleting the marks of the students.
1. SOC Interconnects
SOC Bus Architectures
Mr. A. B. Shinde
Assistant Professor,
Electronics Engineering,
PVPIT, Budhgaon.
shindesir.pvp@gmail.com
1
2. Unit-IV: Contents
Introduction,
Overview: Interconnect Architectures,
Bus: Basic Architecture,
SOC Standard Buses:
AMBA,
Core Connect,
Bus Interface Units:
Bus Sockets
Bus Wrappers
Analytic Bus Models.
2
3. SoC Buses Overview
AMBA bus
ASB (Advanced System Bus)
AHB (Advanced High-
performance Bus)
APB (Advanced Peripheral Bus)
Avalon
CoreConnect
PLB (Processor Local Bus)
OPB (On-chip Peripheral Bus)
ST Bus
Type I (Peripheral protocol)
Type II (Basic Protocol)
Type III (Advanced protocol)
3
Wishbone
CoreFrame
Marble
PI bus
OCP
VCI (Virtual Component Interface)
SiliconBackplane Network
4. SoC Buses Overview
AMBA bus
ASB (Advanced System Bus)
AHB (Advanced High-
performance Bus)
APB (Advanced Peripheral Bus)
Avalon
CoreConnect
PLB (Processor Local Bus)
OPB (On-chip Peripheral Bus)
ST Bus
Type I (Peripheral protocol)
Type II (Basic Protocol)
Type III (Advanced protocol)
4
Wishbone
CoreFrame
Marble
PI bus
OCP
VCI (Virtual Component Interface)
SiliconBackplane Network
5. Introduction
SOC designs involves the integration of intellectual property (IP)
cores, each separately designed and verified.
Most important issue is the method by which the IP cores are
connected together.
SOC interconnect architectures:
Network - on - chip (NOC).
Bus architectures
Switch - based interconnects used in SOC are referred to as NOC.
5
7. Overview: Interconnect Architectures
The SOC module typically contains a number of IP blocks
(processors).
In addition, there are various types of on - chip memory like cache,
data, or instruction storage.
Other IP blocks serving application - specific functions, such as
graphics processors, video codecs and network control units are
integrated in the SOC.
All above SOC modules need to communicate with each other for
the proper operation of system. Interconnects are used to do the
communication between them.
7
8. Overview: Interconnect Architectures
System level issues and specifications while Choosing a suitable
interconnect architecture:
1. Communication Bandwidth:
2. Communication Latency:
3. Master and Slave:
4. Concurrency Requirement:
5. Packet or Bus Transaction:
6. ICU: An interconnect interface Unit:
7. Multiple Clock Domains:
8
9. Overview: Interconnect Architectures
System level issues and specifications while Choosing a suitable
interconnect architecture:
1. Communication Bandwidth:
It is the rate of information transfer between a module and the
surrounding environment in which it operates.
Usually measured in bytes per second,
The bandwidth requirement of a module describes the type of
interconnection required to achieve the overall system throughput as
per specifications.
9
10. Overview: Interconnect Architectures
System level issues and specifications while Choosing a suitable
interconnect architecture:
2. Communication Latency:
It is the time delay between a module requesting data and receiving
a response to the request.
For example:
Watching a movie that is a couple of seconds later than when it is
actually broadcast is of no consequence.
In contrast, even small, unanticipated latencies in a two - way mobile
communication protocol can make it almost impossible to carry out a
conversation.
Hence, Latency may or may not be important in terms of overall system
performance. 10
11. Overview: Interconnect Architectures
System level issues and specifications while Choosing a suitable
interconnect architecture:
3. Master and Slave.
These terms concern whether a unit can initiate or react to
communication requests.
A master, such as a processor, controls transactions between itself
and other modules.
A slave, such as memory, responds to requests from the master.
An SOC design typically has several masters and numerous slaves.
11
12. Overview: Interconnect Architectures
System level issues and specifications while Choosing a suitable
interconnect architecture:
4. Concurrency Requirement:
The number of independent simultaneous communication
channels operating in parallel.
Usually, additional channels improve system bandwidth.
12
13. Overview: Interconnect Architectures
System level issues and specifications while Choosing a suitable
interconnect architecture:
5. Packet or Bus Transaction:
The size and definition of the information transmitted in a single
transaction.
For a bus, this consists of an address with control bits (read/write, etc.)
and data.
For a NOC it is referred as a packet. The packet consists of a header
(address and control) and data.
13
14. Overview: Interconnect Architectures
System level issues and specifications while Choosing a suitable
interconnect architecture:
6. ICU: An interconnect interface Unit.
This unit manages the interconnect protocol and the physical
transaction.
If the IP core requires a protocol translation to access the bus, the
unit is called a bus wrapper.
In an NOC, this unit manages the protocol for transport of a packet
from the IP core to the switching network.
14
15. Overview: Interconnect Architectures
System level issues and specifications while Choosing a suitable
interconnect architecture:
7. Multiple Clock Domains:
Different IP modules may operate at different clock and data rates.
For example:
A video camera captures pixel data at a rate governed by the video
standard used,
while a processor’s clock rate is usually determined by the
technology and architectural design.
As a result, IP blocks inside an SOC often need to operate at
different clock frequencies, creating separate timing regions known
as clock domains.
Crossing between clock domains can cause deadlock and
synchronization problems. 15
16. Bus: Basic Architecture
The Computer Systems heavily dependent on the characteristics of
its interconnect architecture.
A poorly designed system bus can throttle:
Transfer of instructions and data between memory and
processor or
between peripheral devices and memory.
16
17. Bus: Basic Architecture
The speed at which the bus can operate is often limited by:
The high capacitive load on each bus signal,
The resistance of the contacts on the connector, and
The electromagnetic noise produced by such fast–switching
signals.
17
18. Bus: Basic Architecture
Arbitration and Protocols:
Bus is just wire shared by multiple units.
Some logic must be present to use the bus; otherwise, two units
may send signals at the same time, causing conflicts.
In an SOC, a bus master is a component within the chip, such as a
processor.
Other units connected to bus, such as I/O devices and memory
components, are the “slaves”.
The bus master controls the bus paths using specific slave
addresses and control signals.
18
19. Bus: Basic Architecture
Arbitration and Protocols:
Arbitration determines ownership (to whom access should be given).
There is a centralized arbitration unit with an input from each
requesting unit. The arbitration unit then grants bus ownership to
one requesting unit, as determined by the bus protocol.
The protocol determines the following:
The type and order of data being sent;
How the sending device indicates that it has finished sending the
information;
The data compression method used, if any;
How the receiving device acknowledges successful reception of
the information; and
How arbitration is performed to resolve contention on the bus
and in what priority, and the type of error checking to be used. 19
20. Bus: Basic Architecture
Bus Bridge:
A bus bridge is a module that connects together two buses, which
are not necessarily of the same type.
A typical bridge can serve three functions:
1. If the two buses use different protocols, a bus bridge provides the
necessary format and standard conversion.
2. A bridge is inserted between two buses to segment them and keep
traffic contained within the segments. This improves concurrency:
both buses can operate at the same time.
3. A bridge often contains memory buffers and the associated control
circuits.
When a master on one bus initiates a data transfer to a slave module
on another bus through the bridge, the data is temporarily stored in
the buffer, allowing the master to proceed to the next transaction
before the data are actually written to the slave.
A bus bridge can significantly improve system performance. 20
21. Bus: Basic Architecture
Bus Varieties:
Buses may be unified or split (address and data).
In the unified bus the address is initially transmitted followed by one
or more data cycles;
The split bus has separate buses for each of these functions.
21
23. AMBA bus
AMBA is Advanced Microcontroller Bus Architecture
The AMBA protocol is an open standard, on-chip bus specification.
Originally developed in 1995, the AMBA Specification has been refined
and extended with additional protocol support to provide the
capabilities required for SoC design.
The AMBA protocol enhances a reusable design methodology.
IP re-use is essential in reducing SoC development costs and
timescales and AMBA provides the interface standard that enables IP
re-use meeting the essential requirements
23
24. AMBA bus
Nowadays, AMBA is one of the leading on-chip busing system used
in high performance SoC design.
AMBA is hierarchically organized into two bus segments, system-
bus and peripheral-bus, connected via bridge.
Standard bus protocols for connecting on-chip components generalized
for different SoC structures are independent of the processor type and
are defined by AMBA specifications.
24
26. AMBA bus
The three distinct buses specified within the AMBA bus are:
ASB: Advanced System Bus
ASB - First generation of AMBA system bus used for simple cost-
effective designs.
ASB supports:
burst transfer,
pipelined transfer operation and
multiple bus masters.
26
27. AMBA bus
The three distinct buses specified within the AMBA bus are:
AHB: Advanced High-performance Bus
AHB - later generation of AMBA bus is intended for high
performance high-clock synthesizable designs.
It provides high-bandwidth communication channel and high
performance peripherals/hardware accelerators (ASICs MPEG, color
LCD, etc), on-chip SRAM, on-chip external memory interface and
APB bridge.
AHB supports a multiple bus masters operation, peripheral and a
burst transfer, split transactions, wide data bus configurations.
27
28. AMBA bus
The three distinct buses specified within the AMBA bus are:
APB: Advanced Peripheral Bus
APB - is used to connect general purpose low speed low-power
peripheral devices.
The bridge is peripheral bus master, while all buses devices (Timer,
UART, PIA, etc) are slaves.
APB is static bus that provides a simple addressing with latched
addresses and control signals for easy interfacing.
28
29. AMBA AHB
AMBA AHB implements the features required for high-performance,
high clock frequency systems including:
Burst transfers
Split transactions
Single-cycle bus master handover
Single-clock edge operation
Non-tristate implementation
Wider data bus configurations (64/128 bits).
29
30. AMBA AHB
A typical AMBA AHB system design contains the following components:
AHB master
A bus master is able to initiate read and write operations by
providing an address and control information. Only one bus master is
allowed to actively use the bus at any one time.
AHB slave
A bus slave responds to a read or write operation within a
given address space range. The bus slave signals back to the active
master the success, failure or waiting of the data transfer.
30
31. AMBA AHB
A typical AMBA AHB system design contains the following components:
AHB arbiter
The bus arbiter ensures that only one bus master at a time is
allowed to initiate data transfers.
AHB decoder
The AHB decoder is used to decode the address of each
transfer and provide a select signal for the slave that is involved in
the transfer.
A single centralized decoder is required in all AHB implementations.
31
34. AMBA APB Bridge Interface
The APB bridge is the only bus master on the AMBA APB.
The APB bridge is also a slave on the higher-level system bus.
34
35. AMBA APB Bridge
The bridge converts system bus transfers into APB transfers and
performs the following functions:
Latches the address and holds it valid throughout the transfer.
Decodes the address and generates a peripheral select, PSELx.
Only one select signal can be active during a transfer.
Drives the data onto the APB for a write transfer.
Drives the APB data onto the system bus for a read transfer.
Generates a timing strobe, PENABLE, for the transfer.
35
36. AMBA APB
Bridge
The AHB to APB bridge is an AHB slave, providing an interface
between the high speed AHB and the low-power APB.
Read and write transfers on the AHB are converted into equivalent
transfers on the APB. As the APB is not pipelined, wait states are
added during transfers to and from the APB.
36
Block diagram
of bridge module
39. CoreConnect Bus
CoreConnect is an IBM-developed on-chip bus.
By reusing processor, subsystem and peripheral cores, supplied
from different sources, enables their integration into a single VLSI
design.
It is comprised of three buses (PLB, OPB & DCR) that provide an
efficient interconnection of cores, library macros, and custom logic
within a SoC
39
40. CoreConnect Bus
PLB Bus : Processor Local Bus
It is synchronous, multi master, central arbitrated bus that allows
achieving high-performance on-chip communication.
Separate address and data buses support concurrent read and
write transfers.
PLB macro is used to interconnect various master and slave
macros.
PLB slaves are attached to PLB through shared, but decoupled,
address, read data, and write data buses.
Up to 16 masters can be supported by the arbitration unit, while there
are no restrictions on the number of slave devices.
40
41. CoreConnect
Bus
Figure illustrates the connection of multiple masters and slaves
through the PLB macro. Each PLB master is attached to the PLB macro
via separate address, read data and write data buses.
PLB slaves are attached to the PLB macro via shared, but decoupled,
address, read data and write data buses along with transfer control and
status signals for each data bus.
The PLB architecture supports up to 16 master devices and any
number of slave devices. 41
Example of PLB
Interconnection
42. CoreConnect Bus
OPB Bus: On-chip Peripheral Bus
It is optimized to connect lower speed, low throughput peripherals,
such as serial and parallel port, UART, etc.
Crucial features of OPB are:
Fully synchronous operation,
Dynamic bus sizing,
Separate address and data buses,
Multiple OPB bus masters,
Single cycle transfer of data between bus masters,
Single cycle transfer of data between OPB bus master and OPB
slaves, etc.
Instead of tristate drivers OPB uses distributed multiplexer.
42
43. CoreConnect Bus
OPB Bridge:
PLB masters gain access to the peripherals on the OPB bus through
the OPB bridge.
The OPB bridge acts as a slave device on the PLB and a master on
the OPB.
It supports word (32-bit), half-word (16-bit) and byte read and write
transfers on the 32-bit OPB data bus.
The OPB bridge performs dynamic bus sizing, allowing devices with
different data widths to efficiently communicate.
43
44. CoreConnect Bus
DCR Bus: Device Control Register Bus
It is a single master bus mainly used as an alternative relatively low
speed datapath to the system for:
(a) passing status and setting configuration information into the
individual device-control-registers between the Processor Core and
others SoC constituents (Auxiliary Processors, On-Chip Memory,
System Cores, Peripheral Cores, etc.); and
(b) design for testability purposes.
DCR is synchronous bus based on a ring topology implemented as
distributed multiplexer across the chip.
It consists of a 10-bit address bus and a 32-bit data bus.
44
46. Bus Sockets and Bus Wrappers
Using a standard SOC bus for the integration of different reusable IP
blocks has one major drawback.
Standard buses specify protocols over wired connections
An IP block that complies with one bus standard cannot be reused
with another block using a different bus standard.
An approach to overcome this is to employ a hardware “socket”, i.e.
bus wrapper is used.
Core-to-Core communication is handled by the interface wrapper.
46
47. Bus Sockets and Bus Wrappers
OCP - Open Core Protocol.
The OCP defines a point - to – point interface between two
communicating entities such as two IP cores using a core - centric
protocol.
A system consisting of three IP core modules using the OCP and bus
wrappers is shown in Figure.
One module is a system initiator, one is a system target, and another is
both initiator and target.
47
48. Analytic Bus Models
Contention and Shared Bus:
Contention occurs wherever two or more units request a shared
resource that cannot supply both at the same time.
When contention occurs, either (1) it delays its request and is idle until
the resource is available or (2) it queues its request in a buffer and
proceeds until the resource is available.
As contention and queues develop at the “bottleneck” in the
system, the most limiting resource is the source of the contention,
and other parts of the system simply act as delay elements.
Buses often have no buffering (queues), and access delays cause
immediate system slowdown.
The analysis on the effects of bus congestion depends on the
access type and buffering.
48
49. Analytic Bus Models
Contention and Shared Bus:
Generally there are two types of access patterns:
1. Requests without Immediate Resubmissions:
Once a request is denied, processing continues despite the delay in
the resubmission of the request.
2. Requests Are Immediately Resubmitted:
A program cannot proceed after a denied request. It is immediately
resubmitted.
The processor is idle until the request is honored and serviced.
49