SPATAN-II FPGA

1. SPARTAN-II FPGA
Mr. A. B. Shinde
Assistant Professor,
Department of Electronics Engg.
P.V.P.I.T., Budhgaon

2. INTRODUCTION
 The Spartan®-II Field-Programmable Gate Array family gives users high
performance, abundant logic resources, and a rich feature set, all at an
exceptionally low price.
 The six-member family offers densities ranging from 15,000 to 200,000
system gates, as shown in Table 1. System performance is supported up
to 200 MHz.
 Features include block RAM (to 56K bits), distributed RAM (to 75,264
bits), 16 selectable I/O standards, and four DLLs. Fast, predictable
interconnect means that successive design iterations continue to meet
timing requirements.
 The Spartan-II family is a superior alternative to mask-programmed
ASICs. The FPGA avoids the initial cost, lengthy development cycles,
and inherent risk of conventional ASICs.
 Also, FPGA programmability permits design upgrades in the field with no
hardware replacement necessary (impossible with ASICs).
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

3. FEATURES
 Second generation ASIC replacement technology
- Densities as high as 5,292 logic cells with up to 200,000 system
gates
- Streamlined features based on Virtex® FPGA architecture
- Unlimited reprogrammability
- Very low cost
- Cost-effective 0.18 micron process
 System level features
- SelectRAM™ hierarchical memory:
· 16 bits/LUT distributed RAM
· Configurable 4K bit block RAM
· Fast interfaces to external RAM
- Fully PCI compliant
- Low-power segmented routing architecture
- Full readback ability for verification/observability
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

4. FEATURES
 System level features
- Dedicated carry logic for high-speed arithmetic
- Efficient multiplier support
- Cascade chain for wide-input functions
- Abundant registers/latches with enable, set, reset
- Four dedicated DLLs for advanced clock control
- Four primary low-skew global clock distribution nets
- IEEE 1149.1 compatible boundary scan logic
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

5. FEATURES
 Versatile I/O and packaging
- Pb-free package options
- Low-cost packages available in all densities
- Family footprint compatibility in common packages
- 16 high-performance interface standards
- Hot swap Compact PCI friendly
- Zero hold time simplifies system timing
• Core logic powered at 2.5V and I/Os powered at 1.5V,
2.5V, or 3.3V
• Fully supported by powerful Xilinx® ISE®
development system
- Fully automatic mapping, placement, and routing
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

6. SPARTAN-II FPGA FAMILY MEMBERS
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

7. GENERAL OVERVIEW OF PACKAGE
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

8. GENERAL OVERVIEW
 The Spartan-II family of FPGAs
have a regular, flexible,
programmable architecture of
Configurable Logic Blocks (CLBs),
surrounded by a perimeter of
programmable Input/Output Blocks
(IOBs).
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon
 There are four Delay-Locked Loops
(DLLs), one at each corner of the
die.
 Two columns of block RAM lie on
opposite sides of the die, between
the CLBs and the IOB columns.
These functional elements are
interconnected by a powerful
hierarchy of versatile routing
channels

9. INPUT/OUTPUT BLOCK
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

10. INPUT/OUTPUT BLOCK
 The Spartan-II FPGA IOB, as seen in Figure, features inputs and
outputs that support a wide variety of I/O signaling standards.
 These high-speed inputs and outputs are capable of supporting various
state of the art memory and bus interfaces.
 The three IOB registers function either as edge-triggered D-type flip-flops
or as level-sensitive latches.
 Each IOB has a clock signal (CLK) shared by the three registers and
independent Clock Enable (CE) signals for each register.
 In addition to the CLK and CE control signals, the three registers share
a Set/Reset (SR). For each register, this signal can be independently
configured as a synchronous Set, a synchronous Reset, an
asynchronous Preset, or an asynchronous Clear.
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

11. I/O BANKING
 Some of the I/O standards described above
require VCCO and/or VREF voltages. These
voltages are externally connected to device pins
that serve groups of IOBs, called banks.
 Consequently, restrictions exist about which I/O
standards can be combined within a given bank.
 Eight I/O banks result from separating each edge
of the FPGA into two banks.
 Each bank has multiple VCCO pins which must
be connected to the same voltage.
 Voltage is determined by the output standards in
use.
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

12. CONFIGURABLE LOGIC BLOCK
 The basic building block of the
Spartan-II FPGA CLB is the logic cell
(LC).
 An LC includes a 4-input function
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon
generator, carry logic, and storage
element.
 Output from the function generator in
each LC drives the CLB output and the
D input of the flip-flop.
 Each Spartan-II FPGA CLB contains
four LCs, organized in two similar
slices; a single slice is shown in
Figure.
 In addition to the four basic LCs, the
Spartan-II FPGA CLB contains logic
that combines function generators to
provide functions of five or six inputs.

13. CONFIGURABLE LOGIC BLOCK
 Look-Up Tables
Spartan-II FPGA function generators are implemented as 4-input
look-up tables (LUTs). In addition to operating as a function generator,
each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the
two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-
bit synchronous RAM, or a 16 x 1-bit dual-port synchronous RAM. The
Spartan-II FPGA LUT can also provide a 16-bit shift register that is ideal
for capturing high-speed or burst-mode data. This mode can also be
used to store data in applications such as Digital Signal Processing.
 Storage Elements
Storage elements in the Spartan-II FPGA slice can be configured
either as edge-triggered D-type flip-flops or as level-sensitive latches.
The D inputs can be driven either by function generators within the slice
or directly from slice inputs, bypassing the function generators. In
addition to Clock and Clock Enable signals, each slice has synchronous
set and reset signals (SR and BY). SR forces a storage element into the
initialization state specified for it in the configuration.
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

14. CONFIGURABLE LOGIC BLOCK
 Additional Logic
The F5 multiplexer in each slice combines the function generator
outputs. This combination provides either a function generator that can
implement any 5-input function, a 4:1 multiplexer, or selected functions
of up to nine inputs.
 Arithmetic Logic
Dedicated carry logic provides capability for high-speed
arithmetic functions. The Spartan-II FPGA CLB supports two separate
carry chains, one per slice. The height of the carry chains is two bits
per CLB. The arithmetic logic includes an XOR gate that allows a 1-bit
full adder to be implemented within an LC. In addition, a dedicated AND
gate improves the efficiency of multiplier implementation.
 BUFTs
Each Spartan-II FPGA CLB contains two 3-state drivers (BUFTs)
that can drive on-chip busses. See "Dedicated Routing," page 12. Each
Spartan-II FPGA BUFT has an independent 3-state control pin and an
independent input pin.
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

15. BLOCK RAM
 Spartan-II FPGAs incorporate
several large block RAM memories.
 These complement the distributed
RAM Look-Up Tables (LUTs) that
provide shallow memory structures
implemented in CLBs.
 Block RAM memory blocks are
organized in columns. All Spartan-II
devices contain two such columns,
one along each vertical edge. These
columns extend the full height of the
chip.
 Each memory block is four CLBs
high, and consequently, a Spartan-II
device eight CLBs high will contain
two memory blocks per column, and
a total of four blocks.
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

16. PROGRAMMABLE ROUTING MATRIX
 It is the longest delay path that limits the
speed of any worst-case design.
Consequently, the Spartan-II routing
architecture and its place-and-route software
were defined in a single optimization
process. This joint optimization minimizes
long-path delays, and consequently, yields
the best system performance.
 The joint optimization also reduces design
compilation times because the architecture
is software-friendly. Design cycles are
correspondingly reduced due to shorter
design iteration times.
Local Routing
The local routing resources, as shown in Figure 6, provide the following
three types of connections: • Interconnections among the LUTs, flip-flops, and
General Routing Matrix (GRM)
• Internal CLB feedback paths that provide high-speed connections to LUTs within
the same CLB, chaining them together with minimal routing delay
• Direct paths that provide high-speed connections between horizontally adjacent
CLBs, eliminating the delay of the GRM
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

17. DELAY-LOCKED LOOP (DLL)
 Associated with each global clock input buffer is a fully digital Delay-
Locked Loop (DLL) that can eliminate skew between the clock input
pad and internal clock-input pins throughout the device.
 Each DLL can drive two global clock networks. The DLL monitors the
input clock and the distributed clock, and automatically adjusts a clock
delay element. Additional delay is introduced such that clock edges
reach internal flip-flops exactly one clock period after they arrive at the
input.
 The DLL also provides advanced control of multiple clock domains. The
DLL provides four quadrature phases of the source clock, can double
the clock, or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16. It has six
outputs.
 The DLL also operates as a clock mirror. By driving the output from a
DLL off-chip and then back on again, the DLL can be used to deskew a
board level clock among multiple Spartan-II devices. I
Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon

18. Mr. A. B. Shinde, Electronics Engineering,
P.V.P.I.T. Budhgaon
THANK YOU
shindesir.pvp@gmail.com