SlideShare a Scribd company logo
• Contents:
 CMOS Inverter
 CMOS NAND Gate
 CMOS NOR Gate
Kongunadu College of Engineering & Technology CMOS 1
CMOS Inverter
 It consists of two MOSFETs in series in such a way that a p-
channel device has its source connected to +VDD(a positive
voltage) and the n-channel has its source connected to ground.
 The gates of the two devices connected together as the
common input and the drains are connected together as the
common output.
 When input is HIGH, the gate of Q1(p-channel) is at 0 V
relative to the source of Q1 i.e. Vgs1=0 V. Thus Q1 is OFF. On
the other hand, the gate of Q2(n-channel) is at +VDD relative to
its source i.e. Vgs2=+VDD. Thus Q2 is ON. This will produce
VOUT=0 V.
 When input is LOW, the gate of Q1(p-channel) is at negative
potential relative to its source while Q2 has Vgs=0 V.Thus,Q1 is
ON and Q2 is OFF. This produces output voltage approximately
+VDD.
Kongunadu College of Engineering & Technology CMOS 2
A Q1 Q2 Output
0 ON OFF 1
1 OFF ON 0
Truth Table
Kongunadu College of Engineering & Technology CMOS 3
Contd…
 Different symbols used for the p-channel and n-
channel transistors to reflect their logical behaviour.
 The n-channel transistor (Q2) is switched ‘ON’ when a
HIGH voltage is applied at the input.
 The p-channel transistor (Q1) has the opposite
behaviour, it is switched ON when a LOW voltage is
applied at the input.
 It is indicated by placing bubble in the symbol
Kongunadu College of Engineering & Technology CMOS 4
CMOS NAND Gate
 It consists of two p-channel MOSFETs,Q1 and
Q2,connected in parallel and two n-channel MOSFETs,Q3
and Q4 are connected in series.
 When Q1 and Q2 are both ON. Since the gate-to-source
voltages of Q3 and Q4(n-channel MOSFETs) are both 0 V,
those MOSFETs are OFF.
 The output is therefore connected to +VDD(HIGH)
through Q1 and Q2 and is disconnected from ground and
the equivalent switching circuit when A=0 and B=+VDD.
 In this case,Q1 is on because VGS1=-VDD and Q4 is ON
because VGS4=+VDD.
 MOSFETs Q2 and Q3 are off because gate-to-source
voltages are 0 V.
Kongunadu College of Engineering & Technology CMOS 5
Contd…
 Since Q1 is ON and Q3 is OFF, the output is connected to
+VDD and it is connected from ground.
 When A=+VDD and B=0 V, the situation is similar(not
shown);the output is connected to +VDD through Q2 and
it is disconnected from ground because Q4 is OFF.
 Finally, when both inputs are high(A=B=+VDD),
MOSFTETs Q1 and Q2 are both OFF and Q3 and Q4 are
both ON.
 Thus, the output is connected to the ground through Q3
and Q4 and it is disconnected from +VDD.
Kongunadu College of Engineering & Technology CMOS 6
Kongunadu College of Engineering & Technology CMOS 7
A B Q1 Q2 Q3 Q4 Output
0 0 ON ON OFF OFF 1
0 1 ON OFF OFF ON 1
1 0 OFF ON ON OFF 1
1 1 OFF OFF ON ON 0
Truth Table of NAND Gate
Kongunadu College of Engineering & Technology CMOS 8
CMOS NOR Gate
 Here, p-channel MOSFETs Q1 and Q2 are connected in
series and n-channel MOSFETs Q3 and Q4 are connected
in parallel.
 Like NAND circuit, this circuit can be analysed by
realizing that a LOW at any input turns ON its
corresponding p-channel MOSFET and turns OFF its
corresponding n-channel MOSFET and vice versa for a
HIGH input.
Kongunadu College of Engineering & Technology CMOS 9
Kongunadu College of Engineering & Technology CMOS 10
Truth Table of NOR Gate
Kongunadu College of Engineering & Technology CMOS 11
 Advantages
 Consumes less power.
 Can be operated at high voltages, resulting in improved
noise immunity.
 Fan-out is more.
 Better noise margin.
 Disadvantages
 Susceptible to static charge.
 Switching speed low
 Greater propagation delay
Kongunadu College of Engineering & Technology CMOS 12
Conclusion
 The CMOS circuit is discussed for mode of operations such as
inverter, NAND and NOR gates.
References:
 Mandal, “Digital Electronics Principles & Application,
McGraw Hill Edu, 2013.
 William Keitz, Digital Electronics-A Practical Approach with
VHDL, Pearson, 2013.
 Thomas L.Floyd, ‘Digital Fundamentals’, 11th edition, Pearson
Education, 2015.
 Charles H.Roth, Jr, Lizy Lizy Kurian John, ‘Digital System
Design using VHDL, Cengage,2013.
 D.P.Kothari,J.S.Dhillon, ‘Digital circuits and Design’,Pearson
Education, 2016.
 A.P.Godse., Dr.D.A.Godse, ‘Digital Logic Circuits’ , Technical
Publications Third Edition 2016
 Other Web Sources
Kongunadu College of Engineering & Technology CMOS 13

More Related Content

What's hot

CMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverterCMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverter
Ikhwan_Fakrudin
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
Sudhanshu Janwadkar
 
Mos transistor
Mos transistorMos transistor
Mos transistor
Murali Rai
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rules
varun kumar
 
Rc delay modelling in vlsi
Rc delay modelling in vlsiRc delay modelling in vlsi
Rc delay modelling in vlsi
Dr. Vishal Sharma
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
Sudhanshu Janwadkar
 
Stick Diagram
Stick DiagramStick Diagram
Stick Diagram
Kalyan Acharjya
 
MOS transistor 13
MOS transistor 13MOS transistor 13
MOS transistor 13
HIMANSHU DIWAKAR
 
CMOS
CMOS CMOS
CMOS logic circuits
CMOS logic circuitsCMOS logic circuits
CMOS logic circuits
Mahesh_Naidu
 
Mosfet’s
Mosfet’sMosfet’s
Mosfet’s
Ishwar Bhoge
 
MOS as Diode, Switch and Active Resistor
MOS as Diode, Switch and Active ResistorMOS as Diode, Switch and Active Resistor
MOS as Diode, Switch and Active Resistor
Sudhanshu Janwadkar
 
DIFFERENTIAL AMPLIFIER using MOSFET
DIFFERENTIAL AMPLIFIER using MOSFETDIFFERENTIAL AMPLIFIER using MOSFET
DIFFERENTIAL AMPLIFIER using MOSFET
Praveen Kumar
 
Transistor biasing
Transistor biasing Transistor biasing
Transistor biasing
Anisur Rahman
 
Cascaded differential amplifier
Cascaded differential amplifierCascaded differential amplifier
Cascaded differential amplifier
Hasit Trivedi
 
CMOS Inverter static characterstics.pptx
CMOS Inverter static characterstics.pptxCMOS Inverter static characterstics.pptx
CMOS Inverter static characterstics.pptx
indrajeetPatel22
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI designRajan Kumar
 
Sequential cmos logic circuits
Sequential cmos logic circuitsSequential cmos logic circuits
Sequential cmos logic circuits
Sakshi Bhargava
 

What's hot (20)

CMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverterCMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverter
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Mos transistor
Mos transistorMos transistor
Mos transistor
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rules
 
Rc delay modelling in vlsi
Rc delay modelling in vlsiRc delay modelling in vlsi
Rc delay modelling in vlsi
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Stick Diagram
Stick DiagramStick Diagram
Stick Diagram
 
MOS transistor 13
MOS transistor 13MOS transistor 13
MOS transistor 13
 
CMOS
CMOS CMOS
CMOS
 
current mirrors
current mirrorscurrent mirrors
current mirrors
 
CMOS logic circuits
CMOS logic circuitsCMOS logic circuits
CMOS logic circuits
 
Mosfet’s
Mosfet’sMosfet’s
Mosfet’s
 
MOS as Diode, Switch and Active Resistor
MOS as Diode, Switch and Active ResistorMOS as Diode, Switch and Active Resistor
MOS as Diode, Switch and Active Resistor
 
Lecture20
Lecture20Lecture20
Lecture20
 
DIFFERENTIAL AMPLIFIER using MOSFET
DIFFERENTIAL AMPLIFIER using MOSFETDIFFERENTIAL AMPLIFIER using MOSFET
DIFFERENTIAL AMPLIFIER using MOSFET
 
Transistor biasing
Transistor biasing Transistor biasing
Transistor biasing
 
Cascaded differential amplifier
Cascaded differential amplifierCascaded differential amplifier
Cascaded differential amplifier
 
CMOS Inverter static characterstics.pptx
CMOS Inverter static characterstics.pptxCMOS Inverter static characterstics.pptx
CMOS Inverter static characterstics.pptx
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI design
 
Sequential cmos logic circuits
Sequential cmos logic circuitsSequential cmos logic circuits
Sequential cmos logic circuits
 

Similar to Cmos logic

Hardware combinational
Hardware combinationalHardware combinational
Hardware combinationalDefri Tan
 
NAND gate
NAND gateNAND gate
NAND gate
Abhishekvb
 
MetroScientific Week 1.pptx
MetroScientific Week 1.pptxMetroScientific Week 1.pptx
MetroScientific Week 1.pptx
Bipin Saha
 
CMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 6 -_designing_combinational_logic_circuitsCMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 6 -_designing_combinational_logic_circuits
Ikhwan_Fakrudin
 
Testing
TestingTesting
Testing
SRI NISHITH
 
Fundamentals of CMOS VLSI Design and Mos Transistors
Fundamentals of CMOS VLSI Design and Mos TransistorsFundamentals of CMOS VLSI Design and Mos Transistors
Fundamentals of CMOS VLSI Design and Mos Transistors
srknec
 
Logic families
Logic familiesLogic families
Logic families
SARITHA REDDY
 
mos transistor
mos transistormos transistor
mos transistor
harshalprajapati78
 
cmos 2.pdf
cmos 2.pdfcmos 2.pdf
cmos 2.pdf
Pankaj557928
 
Logic families ppt eceb srp
Logic families ppt eceb srpLogic families ppt eceb srp
Logic families ppt eceb srp
Saikat Dutt
 
Lect2 up140 (100325)
Lect2 up140 (100325)Lect2 up140 (100325)
Lect2 up140 (100325)aicdesign
 
8 ee362_l_dc_dc_buckboost_ppt (1)
 8 ee362_l_dc_dc_buckboost_ppt (1) 8 ee362_l_dc_dc_buckboost_ppt (1)
8 ee362_l_dc_dc_buckboost_ppt (1)balaji kumar
 
Differentiator.ppt
Differentiator.pptDifferentiator.ppt
Differentiator.ppt
PonnalaguRN1
 
Unit no. 5 cmos logic design
Unit no. 5 cmos logic designUnit no. 5 cmos logic design
Unit no. 5 cmos logic design
swagatkarve
 
sboa508.pdf
sboa508.pdfsboa508.pdf
sboa508.pdf
GunaG14
 
15028152.ppt
15028152.ppt15028152.ppt
15028152.ppt
KoayFT
 
CMOS TG
CMOS TGCMOS TG
CMOS TG
aghila1994
 
Constructing circuits for boolean expressions(gate)
Constructing circuits for boolean expressions(gate)Constructing circuits for boolean expressions(gate)
Constructing circuits for boolean expressions(gate)
Abdur Rehman
 
Basic CMOS differential pair (qualitative analysis)
Basic CMOS differential pair (qualitative analysis)Basic CMOS differential pair (qualitative analysis)
Basic CMOS differential pair (qualitative analysis)
shantanu Chutiya begger
 

Similar to Cmos logic (20)

Hardware combinational
Hardware combinationalHardware combinational
Hardware combinational
 
NAND gate
NAND gateNAND gate
NAND gate
 
MetroScientific Week 1.pptx
MetroScientific Week 1.pptxMetroScientific Week 1.pptx
MetroScientific Week 1.pptx
 
CMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 6 -_designing_combinational_logic_circuitsCMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 6 -_designing_combinational_logic_circuits
 
Testing
TestingTesting
Testing
 
Fundamentals of CMOS VLSI Design and Mos Transistors
Fundamentals of CMOS VLSI Design and Mos TransistorsFundamentals of CMOS VLSI Design and Mos Transistors
Fundamentals of CMOS VLSI Design and Mos Transistors
 
Logic families
Logic familiesLogic families
Logic families
 
mos transistor
mos transistormos transistor
mos transistor
 
cmos 2.pdf
cmos 2.pdfcmos 2.pdf
cmos 2.pdf
 
Logic families ppt eceb srp
Logic families ppt eceb srpLogic families ppt eceb srp
Logic families ppt eceb srp
 
Lect2 up140 (100325)
Lect2 up140 (100325)Lect2 up140 (100325)
Lect2 up140 (100325)
 
Project
ProjectProject
Project
 
8 ee362_l_dc_dc_buckboost_ppt (1)
 8 ee362_l_dc_dc_buckboost_ppt (1) 8 ee362_l_dc_dc_buckboost_ppt (1)
8 ee362_l_dc_dc_buckboost_ppt (1)
 
Differentiator.ppt
Differentiator.pptDifferentiator.ppt
Differentiator.ppt
 
Unit no. 5 cmos logic design
Unit no. 5 cmos logic designUnit no. 5 cmos logic design
Unit no. 5 cmos logic design
 
sboa508.pdf
sboa508.pdfsboa508.pdf
sboa508.pdf
 
15028152.ppt
15028152.ppt15028152.ppt
15028152.ppt
 
CMOS TG
CMOS TGCMOS TG
CMOS TG
 
Constructing circuits for boolean expressions(gate)
Constructing circuits for boolean expressions(gate)Constructing circuits for boolean expressions(gate)
Constructing circuits for boolean expressions(gate)
 
Basic CMOS differential pair (qualitative analysis)
Basic CMOS differential pair (qualitative analysis)Basic CMOS differential pair (qualitative analysis)
Basic CMOS differential pair (qualitative analysis)
 

More from Revathi Subramaniam

Introduction to embedded system
Introduction to embedded systemIntroduction to embedded system
Introduction to embedded system
Revathi Subramaniam
 
Inter intergrated circuits-communication protocol
Inter intergrated circuits-communication protocolInter intergrated circuits-communication protocol
Inter intergrated circuits-communication protocol
Revathi Subramaniam
 
Application of embeddd system
Application of embeddd systemApplication of embeddd system
Application of embeddd system
Revathi Subramaniam
 
Embedded development life cycle
Embedded development life cycleEmbedded development life cycle
Embedded development life cycle
Revathi Subramaniam
 
Adaptive cruise control acc
Adaptive cruise control accAdaptive cruise control acc
Adaptive cruise control acc
Revathi Subramaniam
 
Unsymmetrical fault analysis
Unsymmetrical fault analysisUnsymmetrical fault analysis
Unsymmetrical fault analysis
Revathi Subramaniam
 
Structure of power system
Structure of power systemStructure of power system
Structure of power system
Revathi Subramaniam
 
Restructuring
RestructuringRestructuring
Restructuring
Revathi Subramaniam
 
Power flow analysis
Power flow analysisPower flow analysis
Power flow analysis
Revathi Subramaniam
 
Per unit analysis
Per unit analysisPer unit analysis
Per unit analysis
Revathi Subramaniam
 
Newton raphson method
Newton raphson methodNewton raphson method
Newton raphson method
Revathi Subramaniam
 
Introduction to power system analysis
Introduction to power system analysisIntroduction to power system analysis
Introduction to power system analysis
Revathi Subramaniam
 
Gauss seidel method
Gauss seidel methodGauss seidel method
Gauss seidel method
Revathi Subramaniam
 
Fault analysis
Fault analysisFault analysis
Fault analysis
Revathi Subramaniam
 
Fault analysis using z bus
Fault analysis using z busFault analysis using z bus
Fault analysis using z bus
Revathi Subramaniam
 
VHDL-Behavioral-Programs-Structure of VHDL
VHDL-Behavioral-Programs-Structure of VHDLVHDL-Behavioral-Programs-Structure of VHDL
VHDL-Behavioral-Programs-Structure of VHDL
Revathi Subramaniam
 
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Revathi Subramaniam
 
Flip flops
Flip flopsFlip flops
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Revathi Subramaniam
 
Counters
CountersCounters

More from Revathi Subramaniam (20)

Introduction to embedded system
Introduction to embedded systemIntroduction to embedded system
Introduction to embedded system
 
Inter intergrated circuits-communication protocol
Inter intergrated circuits-communication protocolInter intergrated circuits-communication protocol
Inter intergrated circuits-communication protocol
 
Application of embeddd system
Application of embeddd systemApplication of embeddd system
Application of embeddd system
 
Embedded development life cycle
Embedded development life cycleEmbedded development life cycle
Embedded development life cycle
 
Adaptive cruise control acc
Adaptive cruise control accAdaptive cruise control acc
Adaptive cruise control acc
 
Unsymmetrical fault analysis
Unsymmetrical fault analysisUnsymmetrical fault analysis
Unsymmetrical fault analysis
 
Structure of power system
Structure of power systemStructure of power system
Structure of power system
 
Restructuring
RestructuringRestructuring
Restructuring
 
Power flow analysis
Power flow analysisPower flow analysis
Power flow analysis
 
Per unit analysis
Per unit analysisPer unit analysis
Per unit analysis
 
Newton raphson method
Newton raphson methodNewton raphson method
Newton raphson method
 
Introduction to power system analysis
Introduction to power system analysisIntroduction to power system analysis
Introduction to power system analysis
 
Gauss seidel method
Gauss seidel methodGauss seidel method
Gauss seidel method
 
Fault analysis
Fault analysisFault analysis
Fault analysis
 
Fault analysis using z bus
Fault analysis using z busFault analysis using z bus
Fault analysis using z bus
 
VHDL-Behavioral-Programs-Structure of VHDL
VHDL-Behavioral-Programs-Structure of VHDLVHDL-Behavioral-Programs-Structure of VHDL
VHDL-Behavioral-Programs-Structure of VHDL
 
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
 
Flip flops
Flip flopsFlip flops
Flip flops
 
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
 
Counters
CountersCounters
Counters
 

Recently uploaded

CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
R&R Consult
 
Democratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek AryaDemocratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek Arya
abh.arya
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation & Control
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
DuvanRamosGarzon1
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
Jayaprasanna4
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
Kamal Acharya
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
Kamal Acharya
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
Robbie Edward Sayers
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
Kamal Acharya
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
AafreenAbuthahir2
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
Intella Parts
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
Halogenation process of chemical process industries
Halogenation process of chemical process industriesHalogenation process of chemical process industries
Halogenation process of chemical process industries
MuhammadTufail242431
 

Recently uploaded (20)

CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
 
Democratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek AryaDemocratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek Arya
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
Halogenation process of chemical process industries
Halogenation process of chemical process industriesHalogenation process of chemical process industries
Halogenation process of chemical process industries
 

Cmos logic

  • 1. • Contents:  CMOS Inverter  CMOS NAND Gate  CMOS NOR Gate Kongunadu College of Engineering & Technology CMOS 1
  • 2. CMOS Inverter  It consists of two MOSFETs in series in such a way that a p- channel device has its source connected to +VDD(a positive voltage) and the n-channel has its source connected to ground.  The gates of the two devices connected together as the common input and the drains are connected together as the common output.  When input is HIGH, the gate of Q1(p-channel) is at 0 V relative to the source of Q1 i.e. Vgs1=0 V. Thus Q1 is OFF. On the other hand, the gate of Q2(n-channel) is at +VDD relative to its source i.e. Vgs2=+VDD. Thus Q2 is ON. This will produce VOUT=0 V.  When input is LOW, the gate of Q1(p-channel) is at negative potential relative to its source while Q2 has Vgs=0 V.Thus,Q1 is ON and Q2 is OFF. This produces output voltage approximately +VDD. Kongunadu College of Engineering & Technology CMOS 2
  • 3. A Q1 Q2 Output 0 ON OFF 1 1 OFF ON 0 Truth Table Kongunadu College of Engineering & Technology CMOS 3
  • 4. Contd…  Different symbols used for the p-channel and n- channel transistors to reflect their logical behaviour.  The n-channel transistor (Q2) is switched ‘ON’ when a HIGH voltage is applied at the input.  The p-channel transistor (Q1) has the opposite behaviour, it is switched ON when a LOW voltage is applied at the input.  It is indicated by placing bubble in the symbol Kongunadu College of Engineering & Technology CMOS 4
  • 5. CMOS NAND Gate  It consists of two p-channel MOSFETs,Q1 and Q2,connected in parallel and two n-channel MOSFETs,Q3 and Q4 are connected in series.  When Q1 and Q2 are both ON. Since the gate-to-source voltages of Q3 and Q4(n-channel MOSFETs) are both 0 V, those MOSFETs are OFF.  The output is therefore connected to +VDD(HIGH) through Q1 and Q2 and is disconnected from ground and the equivalent switching circuit when A=0 and B=+VDD.  In this case,Q1 is on because VGS1=-VDD and Q4 is ON because VGS4=+VDD.  MOSFETs Q2 and Q3 are off because gate-to-source voltages are 0 V. Kongunadu College of Engineering & Technology CMOS 5
  • 6. Contd…  Since Q1 is ON and Q3 is OFF, the output is connected to +VDD and it is connected from ground.  When A=+VDD and B=0 V, the situation is similar(not shown);the output is connected to +VDD through Q2 and it is disconnected from ground because Q4 is OFF.  Finally, when both inputs are high(A=B=+VDD), MOSFTETs Q1 and Q2 are both OFF and Q3 and Q4 are both ON.  Thus, the output is connected to the ground through Q3 and Q4 and it is disconnected from +VDD. Kongunadu College of Engineering & Technology CMOS 6
  • 7. Kongunadu College of Engineering & Technology CMOS 7
  • 8. A B Q1 Q2 Q3 Q4 Output 0 0 ON ON OFF OFF 1 0 1 ON OFF OFF ON 1 1 0 OFF ON ON OFF 1 1 1 OFF OFF ON ON 0 Truth Table of NAND Gate Kongunadu College of Engineering & Technology CMOS 8
  • 9. CMOS NOR Gate  Here, p-channel MOSFETs Q1 and Q2 are connected in series and n-channel MOSFETs Q3 and Q4 are connected in parallel.  Like NAND circuit, this circuit can be analysed by realizing that a LOW at any input turns ON its corresponding p-channel MOSFET and turns OFF its corresponding n-channel MOSFET and vice versa for a HIGH input. Kongunadu College of Engineering & Technology CMOS 9
  • 10. Kongunadu College of Engineering & Technology CMOS 10
  • 11. Truth Table of NOR Gate Kongunadu College of Engineering & Technology CMOS 11
  • 12.  Advantages  Consumes less power.  Can be operated at high voltages, resulting in improved noise immunity.  Fan-out is more.  Better noise margin.  Disadvantages  Susceptible to static charge.  Switching speed low  Greater propagation delay Kongunadu College of Engineering & Technology CMOS 12
  • 13. Conclusion  The CMOS circuit is discussed for mode of operations such as inverter, NAND and NOR gates. References:  Mandal, “Digital Electronics Principles & Application, McGraw Hill Edu, 2013.  William Keitz, Digital Electronics-A Practical Approach with VHDL, Pearson, 2013.  Thomas L.Floyd, ‘Digital Fundamentals’, 11th edition, Pearson Education, 2015.  Charles H.Roth, Jr, Lizy Lizy Kurian John, ‘Digital System Design using VHDL, Cengage,2013.  D.P.Kothari,J.S.Dhillon, ‘Digital circuits and Design’,Pearson Education, 2016.  A.P.Godse., Dr.D.A.Godse, ‘Digital Logic Circuits’ , Technical Publications Third Edition 2016  Other Web Sources Kongunadu College of Engineering & Technology CMOS 13