SlideShare a Scribd company logo

Programmable Logic Array(PLA) & Programmable Array Logic(PAL)

•
•
R
Revathi Subramaniam

The document discusses Programmable Logic Arrays (PLAs) and Programmable Array Logic (PALs). It explains that a PLA is similar to a PROM but does not provide full decoding and generates only some minterms. It has three sets of fuses to program the AND gates, OR gates, and output function. A PAL has a fixed OR array and programmable AND array, making it easier to program but less flexible than a PLA. The differences between PLA and PAL are described, along with an example and implementation details.

Engineering
1 of 11
Download to read offline
Review:  General Structure  Problems based on PLA & PAL Kongunadu College of Engineering & Technology PLA & PAL 1
PLA(Programmable Logic Array)  PLA is similar to PROM but it does not provide full decoding of the variables and does not generates all the minterms.  The PLA replaces decoder by a group of AND gates, each of which can be programmed to generate a product term of the input variables.  There are three set of fuses present:  between n-inputs & their complement values  between the output of the AND gates and input of the OR gates.  third set allows the output function to be generated either in AND- OR-INVERT form or in the AND-OR form. 2Kongunadu College of Engineering & Technology PLA & PAL
Block Diagram 3Kongunadu College of Engineering & Technology PLA & PAL
PAL(Programmable Array Logic)  It is a programmable logic device with a fixed OR array and a programmable AND array.  Since only AND gates are programmable, the PAL is easier to program but it is not flexible as PLA. 4Kongunadu College of Engineering & Technology PLA & PAL
5Kongunadu College of Engineering & Technology PLA & PAL
Difference between PAL & PLA PAL PLA Both AND and OR arrays are programmable. OR array is fixed and AND array is programmable. Only desired minterms are programmed using AND array. Only desired minterms are programmed using AND array. Cheaper and Simpler Costliest and complex than PAL and PROMs 6Kongunadu College of Engineering & Technology PLA & PAL
Example 7Kongunadu College of Engineering & Technology PLA & PAL
8Kongunadu College of Engineering & Technology PLA & PAL
9Kongunadu College of Engineering & Technology PLA & PAL
Implementation 10Kongunadu College of Engineering & Technology PLA & PAL
References:  Mandal, “Digital Electronics Principles & Application, McGraw Hill Edu, 2013.  William Keitz, Digital Electronics-A Practical Approach with VHDL, Pearson, 2013.  Thomas L.Floyd, ‘Digital Fundamentals’, 11th edition, Pearson Education, 2015.  Charles H.Roth, Jr, Lizy Lizy Kurian John, ‘Digital System Design using VHDL, Cengage,2013.  D.P.Kothari,J.S.Dhillon, ‘Digital circuits and Design’,Pearson Education, 2016.  A.P.Godse., Dr.D.A.Godse, ‘Digital Logic Circuits’ , Technical Publications Third Edition 2016  Other Web Sources 11Kongunadu College of Engineering & Technology PLA & PAL

Recommended

Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
Gaditek
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic array
Huba Akhtar
 
Multiplexer and DeMultiplexer
Multiplexer and DeMultiplexerMultiplexer and DeMultiplexer
Multiplexer and DeMultiplexer
Estiak Khan
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA Architecture
Principal,Guru Nanak Institute of Technology, Nagpur
 
FPGA
FPGAFPGA
FPGA
subin mathew
 
TMS320C5x
TMS320C5xTMS320C5x
TMS320C5x
DeekshithaReddy23
 
PAL And PLA ROM
PAL And PLA ROMPAL And PLA ROM
PAL And PLA ROM
RONAK SUTARIYA
 
Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
Shuaib Hotak
 

Recommended

Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
Gaditek
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic array
Huba Akhtar
 
Multiplexer and DeMultiplexer
Multiplexer and DeMultiplexerMultiplexer and DeMultiplexer
Multiplexer and DeMultiplexer
Estiak Khan
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA Architecture
Principal,Guru Nanak Institute of Technology, Nagpur
 
FPGA
FPGAFPGA
FPGA
subin mathew
 
TMS320C5x
TMS320C5xTMS320C5x
TMS320C5x
DeekshithaReddy23
 
PAL And PLA ROM
PAL And PLA ROMPAL And PLA ROM
PAL And PLA ROM
RONAK SUTARIYA
 
Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
Shuaib Hotak
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
BLESSINAR0
 
halfadder & halfsubtractor using 4:1 MUX
halfadder & halfsubtractor using 4:1 MUXhalfadder & halfsubtractor using 4:1 MUX
halfadder & halfsubtractor using 4:1 MUX
U Reshmi
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
gourav kottawar
 
Shift Registers
Shift RegistersShift Registers
Shift Registers
Abhilash Nair
 
VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit design
tamil arasan
 
PLDs
PLDsPLDs
PLDsVisualBee.com
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gates
Kaushal Shah
 
Finite state machines
Finite state machinesFinite state machines
Finite state machinesdennis gookyi
 
Programmable Logic Devices Plds
Programmable Logic Devices PldsProgrammable Logic Devices Plds
Programmable Logic Devices Plds
Gaditek
 
Parity Generator and Parity Checker
Parity Generator and Parity CheckerParity Generator and Parity Checker
Parity Generator and Parity Checker
Jignesh Navdiya
 
Serial Communication
Serial CommunicationSerial Communication
Serial Communication
UshaRani289
 
Registers
RegistersRegisters
Registers
Sanjeev Patel
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
Siddhi Shrivas
 
programmable logic array
programmable logic arrayprogrammable logic array
programmable logic array
Shiraz Azeem
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
NimeshSingh27
 
VHDL-PRESENTATION.ppt
VHDL-PRESENTATION.pptVHDL-PRESENTATION.ppt
VHDL-PRESENTATION.ppt
Dr.YNM
 
8086 micro processor
8086 micro processor8086 micro processor
8086 micro processor
Poojith Chowdhary
 
decoder and encoder
decoder and encoder decoder and encoder
decoder and encoder
Unsa Shakir
 
Logic synthesis using Verilog HDL
Logic synthesis using Verilog HDLLogic synthesis using Verilog HDL
Logic synthesis using Verilog HDL
anand hd
 
UNIT-IV .FINITE STATE MACHINES
UNIT-IV .FINITE STATE MACHINESUNIT-IV .FINITE STATE MACHINES
UNIT-IV .FINITE STATE MACHINESDr.YNM
 
Programmable Logic Devices
Programmable Logic DevicesProgrammable Logic Devices
Programmable Logic Devices
anand hd
 
CPLD & FPGA
CPLD & FPGACPLD & FPGA
CPLD & FPGA
Indira Priyadarshini
 

More Related Content

What's hot

Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
BLESSINAR0
 
halfadder & halfsubtractor using 4:1 MUX
halfadder & halfsubtractor using 4:1 MUXhalfadder & halfsubtractor using 4:1 MUX
halfadder & halfsubtractor using 4:1 MUX
U Reshmi
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
gourav kottawar
 
Shift Registers
Shift RegistersShift Registers
Shift Registers
Abhilash Nair
 
VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit design
tamil arasan
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gates
Kaushal Shah
 
Finite state machines
Finite state machinesFinite state machines
Finite state machinesdennis gookyi
 
Programmable Logic Devices Plds
Programmable Logic Devices PldsProgrammable Logic Devices Plds
Programmable Logic Devices Plds
Gaditek
 
Parity Generator and Parity Checker
Parity Generator and Parity CheckerParity Generator and Parity Checker
Parity Generator and Parity Checker
Jignesh Navdiya
 
Serial Communication
Serial CommunicationSerial Communication
Serial Communication
UshaRani289
 
Registers
RegistersRegisters
Registers
Sanjeev Patel
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
Siddhi Shrivas
 
programmable logic array
programmable logic arrayprogrammable logic array
programmable logic array
Shiraz Azeem
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
NimeshSingh27
 
VHDL-PRESENTATION.ppt
VHDL-PRESENTATION.pptVHDL-PRESENTATION.ppt
VHDL-PRESENTATION.ppt
Dr.YNM
 
8086 micro processor
8086 micro processor8086 micro processor
8086 micro processor
Poojith Chowdhary
 
decoder and encoder
decoder and encoder decoder and encoder
decoder and encoder
Unsa Shakir
 
Logic synthesis using Verilog HDL
Logic synthesis using Verilog HDLLogic synthesis using Verilog HDL
Logic synthesis using Verilog HDL
anand hd
 
UNIT-IV .FINITE STATE MACHINES
UNIT-IV .FINITE STATE MACHINESUNIT-IV .FINITE STATE MACHINES
UNIT-IV .FINITE STATE MACHINESDr.YNM
 

What's hot (20)

Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
 
halfadder & halfsubtractor using 4:1 MUX
halfadder & halfsubtractor using 4:1 MUXhalfadder & halfsubtractor using 4:1 MUX
halfadder & halfsubtractor using 4:1 MUX
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
 
Shift Registers
Shift RegistersShift Registers
Shift Registers
 
VLSI Design Sequential circuit design
VLSI Design Sequential circuit designVLSI Design Sequential circuit design
VLSI Design Sequential circuit design
 
PLDs
PLDsPLDs
PLDs
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gates
 
Finite state machines
Finite state machinesFinite state machines
Finite state machines
 
Programmable Logic Devices Plds
Programmable Logic Devices PldsProgrammable Logic Devices Plds
Programmable Logic Devices Plds
 
Parity Generator and Parity Checker
Parity Generator and Parity CheckerParity Generator and Parity Checker
Parity Generator and Parity Checker
 
Serial Communication
Serial CommunicationSerial Communication
Serial Communication
 
Registers
RegistersRegisters
Registers
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
 
programmable logic array
programmable logic arrayprogrammable logic array
programmable logic array
 
Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...Interfacing with peripherals: analog to digital converters and digital to ana...
Interfacing with peripherals: analog to digital converters and digital to ana...
 
VHDL-PRESENTATION.ppt
VHDL-PRESENTATION.pptVHDL-PRESENTATION.ppt
VHDL-PRESENTATION.ppt
 
8086 micro processor
8086 micro processor8086 micro processor
8086 micro processor
 
decoder and encoder
decoder and encoder decoder and encoder
decoder and encoder
 
Logic synthesis using Verilog HDL
Logic synthesis using Verilog HDLLogic synthesis using Verilog HDL
Logic synthesis using Verilog HDL
 
UNIT-IV .FINITE STATE MACHINES
UNIT-IV .FINITE STATE MACHINESUNIT-IV .FINITE STATE MACHINES
UNIT-IV .FINITE STATE MACHINES
 

Similar to Programmable Logic Array(PLA) & Programmable Array Logic(PAL)

Programmable Logic Devices
Programmable Logic DevicesProgrammable Logic Devices
Programmable Logic Devices
anand hd
 
CPLD & FPGA
CPLD & FPGACPLD & FPGA
CPLD & FPGA
Indira Priyadarshini
 
Architecture of fpg as and cplds
Architecture of fpg as and cpldsArchitecture of fpg as and cplds
Architecture of fpg as and cpldsmikeproud
 
Programmable lrray Logic
Programmable lrray LogicProgrammable lrray Logic
Programmable lrray Logic
rohitladdu
 
Flash memory
Flash memoryFlash memory
Flash memory
rohitladdu
 
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2Kundan Gupta
 
Module 4: PLA
Module 4: PLAModule 4: PLA
Module 4: PLA
chandrakant shinde
 
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAsPROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
DianaD43
 
Programmable Logic Array
Programmable Logic Array Programmable Logic Array
Programmable Logic Array
Comilla University
 
CPLD & FPGA Architectures and applictionsplications.pptx
CPLD & FPGA Architectures and applictionsplications.pptxCPLD & FPGA Architectures and applictionsplications.pptx
CPLD & FPGA Architectures and applictionsplications.pptx
Dr.YNM
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
velamakuri
 
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONSUNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
Dr.YNM
 
Counter based design of dpll for wireless communication
Counter based design of dpll for wireless communicationCounter based design of dpll for wireless communication
Counter based design of dpll for wireless communication
eSAT Journals
 
Counter based design of dpll for wireless communication
Counter based design of dpll for wireless communicationCounter based design of dpll for wireless communication
Counter based design of dpll for wireless communication
eSAT Publishing House
 
System designing and modelling using fpga
System designing and modelling using fpgaSystem designing and modelling using fpga
System designing and modelling using fpga
IAEME Publication
 
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Revathi Subramaniam
 
module7.pptx
module7.pptxmodule7.pptx
module7.pptx
AMRITRANJAN30
 
Introducation of CPLDS and Design of Combinational circuit using CPLD
Introducation of CPLDS and Design of Combinational circuit using CPLDIntroducation of CPLDS and Design of Combinational circuit using CPLD
Introducation of CPLDS and Design of Combinational circuit using CPLD
HemantChaurasia8
 

Similar to Programmable Logic Array(PLA) & Programmable Array Logic(PAL) (20)

Programmable Logic Devices
Programmable Logic DevicesProgrammable Logic Devices
Programmable Logic Devices
 
CPLD & FPGA
CPLD & FPGACPLD & FPGA
CPLD & FPGA
 
Architecture of fpg as and cplds
Architecture of fpg as and cpldsArchitecture of fpg as and cplds
Architecture of fpg as and cplds
 
Programmable lrray Logic
Programmable lrray LogicProgrammable lrray Logic
Programmable lrray Logic
 
Flash memory
Flash memoryFlash memory
Flash memory
 
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
 
Module 4: PLA
Module 4: PLAModule 4: PLA
Module 4: PLA
 
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAsPROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
 
Programmable Logic Array
Programmable Logic Array Programmable Logic Array
Programmable Logic Array
 
Fpga 02-memory-and-pl ds
Fpga 02-memory-and-pl dsFpga 02-memory-and-pl ds
Fpga 02-memory-and-pl ds
 
CPLD & FPGA Architectures and applictionsplications.pptx
CPLD & FPGA Architectures and applictionsplications.pptxCPLD & FPGA Architectures and applictionsplications.pptx
CPLD & FPGA Architectures and applictionsplications.pptx
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
 
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONSUNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
 
Counter based design of dpll for wireless communication
Counter based design of dpll for wireless communicationCounter based design of dpll for wireless communication
Counter based design of dpll for wireless communication
 
Counter based design of dpll for wireless communication
Counter based design of dpll for wireless communicationCounter based design of dpll for wireless communication
Counter based design of dpll for wireless communication
 
System designing and modelling using fpga
System designing and modelling using fpgaSystem designing and modelling using fpga
System designing and modelling using fpga
 
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
 
module7.pptx
module7.pptxmodule7.pptx
module7.pptx
 
Data Structures for Robotic Learning
Data Structures for Robotic LearningData Structures for Robotic Learning
Data Structures for Robotic Learning
 
Introducation of CPLDS and Design of Combinational circuit using CPLD
Introducation of CPLDS and Design of Combinational circuit using CPLDIntroducation of CPLDS and Design of Combinational circuit using CPLD
Introducation of CPLDS and Design of Combinational circuit using CPLD
 

More from Revathi Subramaniam

Introduction to embedded system
Introduction to embedded systemIntroduction to embedded system
Introduction to embedded system
Revathi Subramaniam
 
Inter intergrated circuits-communication protocol
Inter intergrated circuits-communication protocolInter intergrated circuits-communication protocol
Inter intergrated circuits-communication protocol
Revathi Subramaniam
 
Application of embeddd system
Application of embeddd systemApplication of embeddd system
Application of embeddd system
Revathi Subramaniam
 
Embedded development life cycle
Embedded development life cycleEmbedded development life cycle
Embedded development life cycle
Revathi Subramaniam
 
Adaptive cruise control acc
Adaptive cruise control accAdaptive cruise control acc
Adaptive cruise control acc
Revathi Subramaniam
 
Unsymmetrical fault analysis
Unsymmetrical fault analysisUnsymmetrical fault analysis
Unsymmetrical fault analysis
Revathi Subramaniam
 
Structure of power system
Structure of power systemStructure of power system
Structure of power system
Revathi Subramaniam
 
Restructuring
RestructuringRestructuring
Restructuring
Revathi Subramaniam
 
Power flow analysis
Power flow analysisPower flow analysis
Power flow analysis
Revathi Subramaniam
 
Per unit analysis
Per unit analysisPer unit analysis
Per unit analysis
Revathi Subramaniam
 
Newton raphson method
Newton raphson methodNewton raphson method
Newton raphson method
Revathi Subramaniam
 
Introduction to power system analysis
Introduction to power system analysisIntroduction to power system analysis
Introduction to power system analysis
Revathi Subramaniam
 
Gauss seidel method
Gauss seidel methodGauss seidel method
Gauss seidel method
Revathi Subramaniam
 
Fault analysis
Fault analysisFault analysis
Fault analysis
Revathi Subramaniam
 
Fault analysis using z bus
Fault analysis using z busFault analysis using z bus
Fault analysis using z bus
Revathi Subramaniam
 
VHDL-Behavioral-Programs-Structure of VHDL
VHDL-Behavioral-Programs-Structure of VHDLVHDL-Behavioral-Programs-Structure of VHDL
VHDL-Behavioral-Programs-Structure of VHDL
Revathi Subramaniam
 
Flip flops
Flip flopsFlip flops
Flip flops
Revathi Subramaniam
 
Counters
CountersCounters
Counters
Revathi Subramaniam
 
Digital logic families
Digital logic familiesDigital logic families
Digital logic families
Revathi Subramaniam
 
Error detection & correction codes
Error detection & correction codesError detection & correction codes
Error detection & correction codes
Revathi Subramaniam
 

More from Revathi Subramaniam (20)

Introduction to embedded system
Introduction to embedded systemIntroduction to embedded system
Introduction to embedded system
 
Inter intergrated circuits-communication protocol
Inter intergrated circuits-communication protocolInter intergrated circuits-communication protocol
Inter intergrated circuits-communication protocol
 
Application of embeddd system
Application of embeddd systemApplication of embeddd system
Application of embeddd system
 
Embedded development life cycle
Embedded development life cycleEmbedded development life cycle
Embedded development life cycle
 
Adaptive cruise control acc
Adaptive cruise control accAdaptive cruise control acc
Adaptive cruise control acc
 
Unsymmetrical fault analysis
Unsymmetrical fault analysisUnsymmetrical fault analysis
Unsymmetrical fault analysis
 
Structure of power system
Structure of power systemStructure of power system
Structure of power system
 
Restructuring
RestructuringRestructuring
Restructuring
 
Power flow analysis
Power flow analysisPower flow analysis
Power flow analysis
 
Per unit analysis
Per unit analysisPer unit analysis
Per unit analysis
 
Newton raphson method
Newton raphson methodNewton raphson method
Newton raphson method
 
Introduction to power system analysis
Introduction to power system analysisIntroduction to power system analysis
Introduction to power system analysis
 
Gauss seidel method
Gauss seidel methodGauss seidel method
Gauss seidel method
 
Fault analysis
Fault analysisFault analysis
Fault analysis
 
Fault analysis using z bus
Fault analysis using z busFault analysis using z bus
Fault analysis using z bus
 
VHDL-Behavioral-Programs-Structure of VHDL
VHDL-Behavioral-Programs-Structure of VHDLVHDL-Behavioral-Programs-Structure of VHDL
VHDL-Behavioral-Programs-Structure of VHDL
 
Flip flops
Flip flopsFlip flops
Flip flops
 
Counters
CountersCounters
Counters
 
Digital logic families
Digital logic familiesDigital logic families
Digital logic families
 
Error detection & correction codes
Error detection & correction codesError detection & correction codes
Error detection & correction codes
 

Recently uploaded

Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
Kamal Acharya
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
Pipe Restoration Solutions
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
JoytuBarua2
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
bakpo1
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
Pratik Pawar
 
addressing modes in computer architecture
addressing modes in computer architectureaddressing modes in computer architecture
addressing modes in computer architecture
ShahidSultan24
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
R&R Consult
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
Intella Parts
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
karthi keyan
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
PrashantGoswami42
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Dr.Costas Sachpazis
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
MdTanvirMahtab2
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdfH.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 

Recently uploaded (20)

Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
Courier management system project report.pdf
Courier management system project report.pdfCourier management system project report.pdf
Courier management system project report.pdf
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
 
addressing modes in computer architecture
addressing modes in computer architectureaddressing modes in computer architecture
addressing modes in computer architecture
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdfH.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
 

Programmable Logic Array(PLA) & Programmable Array Logic(PAL)

  • 1. Review:  General Structure  Problems based on PLA & PAL Kongunadu College of Engineering & Technology PLA & PAL 1
  • 2. PLA(Programmable Logic Array)  PLA is similar to PROM but it does not provide full decoding of the variables and does not generates all the minterms.  The PLA replaces decoder by a group of AND gates, each of which can be programmed to generate a product term of the input variables.  There are three set of fuses present:  between n-inputs & their complement values  between the output of the AND gates and input of the OR gates.  third set allows the output function to be generated either in AND- OR-INVERT form or in the AND-OR form. 2Kongunadu College of Engineering & Technology PLA & PAL
  • 3. Block Diagram 3Kongunadu College of Engineering & Technology PLA & PAL
  • 4. PAL(Programmable Array Logic)  It is a programmable logic device with a fixed OR array and a programmable AND array.  Since only AND gates are programmable, the PAL is easier to program but it is not flexible as PLA. 4Kongunadu College of Engineering & Technology PLA & PAL
  • 5. 5Kongunadu College of Engineering & Technology PLA & PAL
  • 6. Difference between PAL & PLA PAL PLA Both AND and OR arrays are programmable. OR array is fixed and AND array is programmable. Only desired minterms are programmed using AND array. Only desired minterms are programmed using AND array. Cheaper and Simpler Costliest and complex than PAL and PROMs 6Kongunadu College of Engineering & Technology PLA & PAL
  • 7. Example 7Kongunadu College of Engineering & Technology PLA & PAL
  • 8. 8Kongunadu College of Engineering & Technology PLA & PAL
  • 9. 9Kongunadu College of Engineering & Technology PLA & PAL
  • 10. Implementation 10Kongunadu College of Engineering & Technology PLA & PAL
  • 11. References:  Mandal, “Digital Electronics Principles & Application, McGraw Hill Edu, 2013.  William Keitz, Digital Electronics-A Practical Approach with VHDL, Pearson, 2013.  Thomas L.Floyd, ‘Digital Fundamentals’, 11th edition, Pearson Education, 2015.  Charles H.Roth, Jr, Lizy Lizy Kurian John, ‘Digital System Design using VHDL, Cengage,2013.  D.P.Kothari,J.S.Dhillon, ‘Digital circuits and Design’,Pearson Education, 2016.  A.P.Godse., Dr.D.A.Godse, ‘Digital Logic Circuits’ , Technical Publications Third Edition 2016  Other Web Sources 11Kongunadu College of Engineering & Technology PLA & PAL