SlideShare a Scribd company logo
ACTEL FPGAs
Dr. D. V. Kamath
Professor, Department of E&C Engg.,
Manipal Institute of Technology, Manipal
1
2
FPGAs
 FPGAs are pre-fabricated silicon devices that can be
electrically programmed to implement any digital system
 Important characteristics of FPGAs (Field Programmable Logic
Devices) are as follows:
• Customized by end user
• Implements multi-level logic function
• Fast time to market and low risk
3
FPGAs
 Advantages of FPGAs:
• Configuring a FPGA using a hardware description language
(HDL) is faster than developing an ASIC
• Easy design upgradation using FPGA due to its reconfigurability
• FPGAs are perfect choice for rapid prototyping of digital circuits
Disadvantages of FPGAs:
• FPGA needs more space (transistors) on chip as compared to the
ASIC counterpart for the same application
• The application runs slower on a FPGA when compared with its
ASIC counterpart
4
FPGAs and ASICs
ASIC FPGA
• Designs must be sent for
expensive and time consuming
fabrication in semiconductor
foundry
• FPGAs can be bought off the shelf
and reconfigured by designers
themselves
• Designed all the way from
behavioral description to physical
layout
• No physical layout design; design
ends with a bitstream used to
configure a device
• Low cost in high volumes • Low development cost
• High performance • Reconfigurability and short time to
market
5
FPGA architecture
 An FPGA consists of a large number of configurable logic cells.
Each logic cell can be configured to implement a certain set of
function.
 Each logic cell has a fixed number of inputs and outputs.
 Basic building blocks in FPGA architecture are
• CLB Configurable logic block
• IOB Input/ Output block
• Interconnect : connection between CLBs and between CLBs
and IOBs
6
FPGA
General structure of an FPGA
7
FPGAs
Two types of FPGAs
 Reprogrammable FPGA
Uses memory based logic cells
Uses sRAM configuration cell
Vendors : Xilinx , Lattice, Atmel, Altera
 One-time Programmable(OTP) FPGA
Uses multiplexer based logic cells
Antifuse switch based
Vendors : Actel, Quicklogic
Xilinx Inc. and Altera Corp. share 60% of the FPGA market.
8
2-input MUX as programmable logic block
F
A 0
B
S
1
Configuration
A B S F=
0 0 0 0
0 X 1 X
0 Y 1 Y
0 Y X XY
X 0 Y
Y 0 X
Y 1 X X + Y
1 0 X
1 0 Y
1 1 1 1
XY
XY
X
Y
9
Multiplexer logic as function generator
 Shannon’s Expansion Theorem
Let a function F(a, b, c) is expanded with respect to a, then F can
be expressed as
𝐹 = 𝑎 . 𝐹𝑎 +𝑎 . 𝐹𝑎
where 𝐹𝑎 = F/a = 1 and 𝐹𝑎 = F/a = 0
 Implementation of two-level combinational function using
multiplexers
10
Multiplexer logic as function generator
Shannon’s Expansion Theorem
 The function can be recursively or simultaneously expanded with
respect to two or three variables.
𝐹 = 𝑎. 𝑏 . 𝐹 𝑎 𝑏 +𝑎. 𝑏 . 𝐹𝑎 𝑏 + a. 𝑏 . 𝐹 𝑎𝑏 + a.b . 𝐹𝑎𝑏
 Implementation of multi-level combinational function using muxs
11
ACTEL FPGAs
 ACTEL FPGA uses multiplexer based logic cells
 The multiplexer-based logic module is typically composed of a
tree of 2-to-1 MUXes.
 Different types of Logic Modules(LMs) available are :
ACT 1 LM
ACT 2 - C, ACT 2 - S
ACT 3 - C, ACT 3 - S
12
ACTEL FPGAs
ACTEL ACT1 Logic module (LM)
13
ACT 1 Logic Module (LM)
Implementation of combinational function using ACT1 Logic Module (LM)
14
ACT-2 C-Module
ACTEL ACT2 Combinational Logic module (LM)
15
ACT 2 S-Module
ACT2 Sequential Logic module (LM)
16
ACT 3 S-Module
ACT3 Sequential Logic module (LM)
17
ACT 2 S-Module
Internal circuit of SE(sequential element)
18
SE can be configured as a positive edge triggered D flip-flop by Selecting 𝐶1 = 0
and 𝐶2 = CLK
19
ACT 2 S-Module
SE configured as a positive edge triggered D flip-flop
20
• reachdvkamath@yahoo.com
• dv.kamath@manipal.edu
Contact

More Related Content

What's hot

Layouts
LayoutsLayouts
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
Usha Mehta
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
Naveen Kumar
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysis
Surekha PuriGosavi
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its ApplicationsComplex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
 
ASIC vs SOC vs FPGA
ASIC  vs SOC  vs FPGAASIC  vs SOC  vs FPGA
ASIC vs SOC vs FPGA
Verification Excellence
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSubash John
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
Sudhanshu Janwadkar
 
Design for Testability
Design for Testability Design for Testability
Design for Testability
kumar gavanurmath
 
VERILOG HDL :: Blocking & NON- Blocking assignments
VERILOG HDL :: Blocking & NON- Blocking assignments VERILOG HDL :: Blocking & NON- Blocking assignments
VERILOG HDL :: Blocking & NON- Blocking assignments
Dr.YNM
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and AlgorithmsDeiptii Das
 
Introduction to FPGAs
Introduction to FPGAsIntroduction to FPGAs
Introduction to FPGAs
Sudhanshu Janwadkar
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
BLESSINAR0
 
Xilinx 4000 series
Xilinx 4000 seriesXilinx 4000 series
Xilinx 4000 series
dragonpradeep
 
Hard ip based SoC design
Hard ip based SoC designHard ip based SoC design
Hard ip based SoC design
Vinchipsytm Vlsitraining
 
VLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVLSI subsystem design processes and illustration
VLSI subsystem design processes and illustration
Vishal kakade
 
FPGA
FPGAFPGA
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flowAnish Gupta
 

What's hot (20)

Layouts
LayoutsLayouts
Layouts
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysis
 
cplds
cpldscplds
cplds
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its ApplicationsComplex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
 
ASIC vs SOC vs FPGA
ASIC  vs SOC  vs FPGAASIC  vs SOC  vs FPGA
ASIC vs SOC vs FPGA
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerations
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Design for Testability
Design for Testability Design for Testability
Design for Testability
 
VERILOG HDL :: Blocking & NON- Blocking assignments
VERILOG HDL :: Blocking & NON- Blocking assignments VERILOG HDL :: Blocking & NON- Blocking assignments
VERILOG HDL :: Blocking & NON- Blocking assignments
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA Architecture
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
 
Introduction to FPGAs
Introduction to FPGAsIntroduction to FPGAs
Introduction to FPGAs
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
 
Xilinx 4000 series
Xilinx 4000 seriesXilinx 4000 series
Xilinx 4000 series
 
Hard ip based SoC design
Hard ip based SoC designHard ip based SoC design
Hard ip based SoC design
 
VLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVLSI subsystem design processes and illustration
VLSI subsystem design processes and illustration
 
FPGA
FPGAFPGA
FPGA
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flow
 

Viewers also liked

xilinx fpga problems
xilinx fpga problemsxilinx fpga problems
xilinx fpga problemsAnish Gupta
 
prom,pld problems
prom,pld problemsprom,pld problems
prom,pld problemsAnish Gupta
 
Testing boolean difference
Testing boolean differenceTesting boolean difference
Testing boolean differenceAnish Gupta
 
actel fpga problems
actel fpga problemsactel fpga problems
actel fpga problemsAnish Gupta
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
velamakuri
 
What is FPGA?
What is FPGA?What is FPGA?
What is FPGA?
GlobalLogic Ukraine
 
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONSUNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
Dr.YNM
 
UNIT-III-DIGITAL SYSTEM DESIGN
UNIT-III-DIGITAL SYSTEM DESIGNUNIT-III-DIGITAL SYSTEM DESIGN
UNIT-III-DIGITAL SYSTEM DESIGN
Dr.YNM
 
UNIT-II CPLD & FPGA Architectures and Applications
UNIT-II CPLD & FPGA  Architectures   and ApplicationsUNIT-II CPLD & FPGA  Architectures   and Applications
UNIT-II CPLD & FPGA Architectures and Applications
Dr.YNM
 
Esc At Actel So C Ver3
Esc At Actel So C  Ver3Esc At Actel So C  Ver3
Esc At Actel So C Ver3
diceitoga
 
A review on virtex fpga family from xilinx
A review on virtex fpga family from xilinxA review on virtex fpga family from xilinx
A review on virtex fpga family from xilinx
University of Kassel
 
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2Kundan Gupta
 
programmable logic array
programmable logic arrayprogrammable logic array
programmable logic array
Shiraz Azeem
 
Hardware Software Codesign
Hardware Software CodesignHardware Software Codesign
Hardware Software Codesigndestruck
 
Field programable gate array
Field programable gate arrayField programable gate array
Field programable gate array
Neha Agarwal
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
Gaditek
 
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONSUNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
Dr.YNM
 

Viewers also liked (20)

xilinx fpga problems
xilinx fpga problemsxilinx fpga problems
xilinx fpga problems
 
DSD
DSDDSD
DSD
 
prom,pld problems
prom,pld problemsprom,pld problems
prom,pld problems
 
Testing boolean difference
Testing boolean differenceTesting boolean difference
Testing boolean difference
 
actel fpga problems
actel fpga problemsactel fpga problems
actel fpga problems
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
 
What is FPGA?
What is FPGA?What is FPGA?
What is FPGA?
 
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONSUNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
 
UNIT-III-DIGITAL SYSTEM DESIGN
UNIT-III-DIGITAL SYSTEM DESIGNUNIT-III-DIGITAL SYSTEM DESIGN
UNIT-III-DIGITAL SYSTEM DESIGN
 
UNIT-II CPLD & FPGA Architectures and Applications
UNIT-II CPLD & FPGA  Architectures   and ApplicationsUNIT-II CPLD & FPGA  Architectures   and Applications
UNIT-II CPLD & FPGA Architectures and Applications
 
Esc At Actel So C Ver3
Esc At Actel So C  Ver3Esc At Actel So C  Ver3
Esc At Actel So C Ver3
 
A review on virtex fpga family from xilinx
A review on virtex fpga family from xilinxA review on virtex fpga family from xilinx
A review on virtex fpga family from xilinx
 
Fpga design flow
Fpga design flowFpga design flow
Fpga design flow
 
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
 
programmable logic array
programmable logic arrayprogrammable logic array
programmable logic array
 
Hardware Software Codesign
Hardware Software CodesignHardware Software Codesign
Hardware Software Codesign
 
Field programable gate array
Field programable gate arrayField programable gate array
Field programable gate array
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOW
 
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONSUNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONS
 

Similar to Actel fpga

Dr.D.RUKMANIDEVI PPT.ppt
Dr.D.RUKMANIDEVI PPT.pptDr.D.RUKMANIDEVI PPT.ppt
Dr.D.RUKMANIDEVI PPT.ppt
RMDAcademicCoordinat
 
Cpld and fpga mod vi
Cpld and fpga   mod viCpld and fpga   mod vi
Cpld and fpga mod vi
Agi George
 
VLSI design Dr B.jagadeesh UNIT-5.pptx
VLSI design Dr B.jagadeesh   UNIT-5.pptxVLSI design Dr B.jagadeesh   UNIT-5.pptx
VLSI design Dr B.jagadeesh UNIT-5.pptx
jagadeesh276791
 
FPGA In a Nutshell
FPGA In a NutshellFPGA In a Nutshell
FPGA In a Nutshell
Somnath Mazumdar
 
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptL12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
MikeTango5
 
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
NAGASAI547
 
Programmable Hardware - An Overview
Programmable Hardware - An OverviewProgrammable Hardware - An Overview
Programmable Hardware - An Overview
S Yousuf Imam
 
Fpga & VHDL
Fpga & VHDLFpga & VHDL
Fpga & VHDL
Francesco De Canio
 
Fpga Knowledge
Fpga KnowledgeFpga Knowledge
Fpga Knowledge
ranvirsingh
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
Sunil Kumar
 
VLSI PLDS pla, pal
VLSI PLDS pla, palVLSI PLDS pla, pal
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONSFIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
Professor at RYM Engineering College, Ballari
 
Fpga &;cpld(by alok singh)
Fpga &;cpld(by alok singh)Fpga &;cpld(by alok singh)
Fpga &;cpld(by alok singh)
Alok Singh
 
FPGA-Arch (3).ppt
FPGA-Arch (3).pptFPGA-Arch (3).ppt
FPGA-Arch (3).ppt
Arthi579360
 
FPGA-Architecture.ppt
FPGA-Architecture.pptFPGA-Architecture.ppt
FPGA-Architecture.ppt
Priya Tharsini
 
FPGA-Arch.ppt
FPGA-Arch.pptFPGA-Arch.ppt
FPGA-Arch.ppt
gopikahari7
 
FPGA architecture.ppt
FPGA architecture.pptFPGA architecture.ppt
FPGA architecture.ppt
EcAlwinjolly
 
FPGA-Arch.ppt
FPGA-Arch.pptFPGA-Arch.ppt
FPGA-Arch.ppt
KrishnaChaitanya139768
 

Similar to Actel fpga (20)

Dr.D.RUKMANIDEVI PPT.ppt
Dr.D.RUKMANIDEVI PPT.pptDr.D.RUKMANIDEVI PPT.ppt
Dr.D.RUKMANIDEVI PPT.ppt
 
FPGA
FPGAFPGA
FPGA
 
Cpld and fpga mod vi
Cpld and fpga   mod viCpld and fpga   mod vi
Cpld and fpga mod vi
 
VLSI design Dr B.jagadeesh UNIT-5.pptx
VLSI design Dr B.jagadeesh   UNIT-5.pptxVLSI design Dr B.jagadeesh   UNIT-5.pptx
VLSI design Dr B.jagadeesh UNIT-5.pptx
 
FPGA In a Nutshell
FPGA In a NutshellFPGA In a Nutshell
FPGA In a Nutshell
 
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptL12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
 
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
 
Programmable Hardware - An Overview
Programmable Hardware - An OverviewProgrammable Hardware - An Overview
Programmable Hardware - An Overview
 
Fpga & VHDL
Fpga & VHDLFpga & VHDL
Fpga & VHDL
 
Fpga Knowledge
Fpga KnowledgeFpga Knowledge
Fpga Knowledge
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
 
VLSI PLDS pla, pal
VLSI PLDS pla, palVLSI PLDS pla, pal
VLSI PLDS pla, pal
 
Fpga 03-cpld-and-fpga
Fpga 03-cpld-and-fpgaFpga 03-cpld-and-fpga
Fpga 03-cpld-and-fpga
 
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONSFIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
 
Fpga &;cpld(by alok singh)
Fpga &;cpld(by alok singh)Fpga &;cpld(by alok singh)
Fpga &;cpld(by alok singh)
 
FPGA-Arch (3).ppt
FPGA-Arch (3).pptFPGA-Arch (3).ppt
FPGA-Arch (3).ppt
 
FPGA-Architecture.ppt
FPGA-Architecture.pptFPGA-Architecture.ppt
FPGA-Architecture.ppt
 
FPGA-Arch.ppt
FPGA-Arch.pptFPGA-Arch.ppt
FPGA-Arch.ppt
 
FPGA architecture.ppt
FPGA architecture.pptFPGA architecture.ppt
FPGA architecture.ppt
 
FPGA-Arch.ppt
FPGA-Arch.pptFPGA-Arch.ppt
FPGA-Arch.ppt
 

Recently uploaded

在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
space technology lecture notes on satellite
space technology lecture notes on satellitespace technology lecture notes on satellite
space technology lecture notes on satellite
ongomchris
 
AP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specificAP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specific
BrazilAccount1
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
Jayaprasanna4
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
fxintegritypublishin
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
seandesed
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
Robbie Edward Sayers
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
ViniHema
 
Runway Orientation Based on the Wind Rose Diagram.pptx
Runway Orientation Based on the Wind Rose Diagram.pptxRunway Orientation Based on the Wind Rose Diagram.pptx
Runway Orientation Based on the Wind Rose Diagram.pptx
SupreethSP4
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
AafreenAbuthahir2
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
Pratik Pawar
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 

Recently uploaded (20)

在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
space technology lecture notes on satellite
space technology lecture notes on satellitespace technology lecture notes on satellite
space technology lecture notes on satellite
 
AP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specificAP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specific
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
 
Runway Orientation Based on the Wind Rose Diagram.pptx
Runway Orientation Based on the Wind Rose Diagram.pptxRunway Orientation Based on the Wind Rose Diagram.pptx
Runway Orientation Based on the Wind Rose Diagram.pptx
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 

Actel fpga

  • 1. ACTEL FPGAs Dr. D. V. Kamath Professor, Department of E&C Engg., Manipal Institute of Technology, Manipal 1
  • 2. 2 FPGAs  FPGAs are pre-fabricated silicon devices that can be electrically programmed to implement any digital system  Important characteristics of FPGAs (Field Programmable Logic Devices) are as follows: • Customized by end user • Implements multi-level logic function • Fast time to market and low risk
  • 3. 3 FPGAs  Advantages of FPGAs: • Configuring a FPGA using a hardware description language (HDL) is faster than developing an ASIC • Easy design upgradation using FPGA due to its reconfigurability • FPGAs are perfect choice for rapid prototyping of digital circuits Disadvantages of FPGAs: • FPGA needs more space (transistors) on chip as compared to the ASIC counterpart for the same application • The application runs slower on a FPGA when compared with its ASIC counterpart
  • 4. 4 FPGAs and ASICs ASIC FPGA • Designs must be sent for expensive and time consuming fabrication in semiconductor foundry • FPGAs can be bought off the shelf and reconfigured by designers themselves • Designed all the way from behavioral description to physical layout • No physical layout design; design ends with a bitstream used to configure a device • Low cost in high volumes • Low development cost • High performance • Reconfigurability and short time to market
  • 5. 5 FPGA architecture  An FPGA consists of a large number of configurable logic cells. Each logic cell can be configured to implement a certain set of function.  Each logic cell has a fixed number of inputs and outputs.  Basic building blocks in FPGA architecture are • CLB Configurable logic block • IOB Input/ Output block • Interconnect : connection between CLBs and between CLBs and IOBs
  • 7. 7 FPGAs Two types of FPGAs  Reprogrammable FPGA Uses memory based logic cells Uses sRAM configuration cell Vendors : Xilinx , Lattice, Atmel, Altera  One-time Programmable(OTP) FPGA Uses multiplexer based logic cells Antifuse switch based Vendors : Actel, Quicklogic Xilinx Inc. and Altera Corp. share 60% of the FPGA market.
  • 8. 8 2-input MUX as programmable logic block F A 0 B S 1 Configuration A B S F= 0 0 0 0 0 X 1 X 0 Y 1 Y 0 Y X XY X 0 Y Y 0 X Y 1 X X + Y 1 0 X 1 0 Y 1 1 1 1 XY XY X Y
  • 9. 9 Multiplexer logic as function generator  Shannon’s Expansion Theorem Let a function F(a, b, c) is expanded with respect to a, then F can be expressed as 𝐹 = 𝑎 . 𝐹𝑎 +𝑎 . 𝐹𝑎 where 𝐹𝑎 = F/a = 1 and 𝐹𝑎 = F/a = 0  Implementation of two-level combinational function using multiplexers
  • 10. 10 Multiplexer logic as function generator Shannon’s Expansion Theorem  The function can be recursively or simultaneously expanded with respect to two or three variables. 𝐹 = 𝑎. 𝑏 . 𝐹 𝑎 𝑏 +𝑎. 𝑏 . 𝐹𝑎 𝑏 + a. 𝑏 . 𝐹 𝑎𝑏 + a.b . 𝐹𝑎𝑏  Implementation of multi-level combinational function using muxs
  • 11. 11 ACTEL FPGAs  ACTEL FPGA uses multiplexer based logic cells  The multiplexer-based logic module is typically composed of a tree of 2-to-1 MUXes.  Different types of Logic Modules(LMs) available are : ACT 1 LM ACT 2 - C, ACT 2 - S ACT 3 - C, ACT 3 - S
  • 12. 12 ACTEL FPGAs ACTEL ACT1 Logic module (LM)
  • 13. 13 ACT 1 Logic Module (LM) Implementation of combinational function using ACT1 Logic Module (LM)
  • 14. 14 ACT-2 C-Module ACTEL ACT2 Combinational Logic module (LM)
  • 15. 15 ACT 2 S-Module ACT2 Sequential Logic module (LM)
  • 16. 16 ACT 3 S-Module ACT3 Sequential Logic module (LM)
  • 17. 17 ACT 2 S-Module Internal circuit of SE(sequential element)
  • 18. 18 SE can be configured as a positive edge triggered D flip-flop by Selecting 𝐶1 = 0 and 𝐶2 = CLK
  • 19. 19 ACT 2 S-Module SE configured as a positive edge triggered D flip-flop