SlideShare a Scribd company logo

2 when to_test_role_of_testing

•
•
Usha Mehta
Usha Mehta

This document provides an overview of VLSI design and testing processes. It discusses various stages in the design flow from behavioral to physical design. It describes the importance of verification, validation, and testing at each stage to detect errors and ensure quality. These include simulation, emulation, formal methods, probe testing, and burn-in testing. Factors like process variations that affect speed are addressed through speed binning. The document emphasizes that testing is crucial throughout the design and manufacturing cycles to find faults and prevent defective chips from reaching customers.

Engineering
1 of 26
Download to read offline
Dr Usha Mehta usha.mehta@ieee.org usha.mehta@nirmauni.ac.in 1 Dr Usha Mehta 25-01-2022
Acknowledgement….. This presentation has been summarized from various books, papers, websites and presentations on VLSI Design and its various topics all over the world. I couldn’t item-wise mention from where these large pull of hints and work come. However, I’d like to thank all professors and scientists who created such a good work on this emerging field. Without those efforts in this very emerging technology, these notes and slides can’t be finished. 2 Dr Usha Mehta 25-01-2022
25- 01- 202 2 Dr Usha Mehta 3
Once they grow…… 25- 01- 202 2 Dr Usha Mehta 4 Cost – Rule of 10 It costs 10 times more to test a device as we move to higher level in the product manufacturing process
25- 01- 202 2 Dr Usha Mehta 5
• Design Errors • Misinterpretation of specification • Fabrication Errors • Wrong component • Incorrect Wiring • Fabrication Defects • Imperfect Process Variations • Physical Failure • During life time of a system 25- 01- 202 2 Dr Usha Mehta 6
ASIC Design Flow 25- 01- 202 2 Dr Usha Mehta 7
Architectural Behavioural RTL Gate Transistor Physical Unpacked Chip 25- 01- 202 2 Dr Usha Mehta 8 Circuit Chip, Components, Interconnects… System System on Chip Network on Chip Prototype Testing Mass Production Testing System @ Field
Role of Testing in General • Verification • will any fault occur? • Validation • will fault occur during mass production? • Detection • Is there any fault? Yes or no? • Diagnosis • Where is the fault? • Device Characterization • Why the fault occurred? (Is design wrong or test process wrong?) • Failure Mode Analysis (FMA) • How that fault can be prevented? (Is manufacturing process wrong?) • Burn-In • Will it work for longer life? • Speed Binning • What is the speed of device? • Acceptance Testing/Incoming Inspection • Should I use it in my system? 9 Dr Usha Mehta 25-01-2022
Verification • Verifies the correctness of Design • Performed once prior to manufacturing process • Performed by simulation, hardware emulation or formal methods • Responsible for quality of design • Like sonography used for unborn baby during pregnancy 10 Dr Usha Mehta 25-01-2022
Validation Verification Testing/Characterization / Design Debug • After the first lot of prototypes are manufactured, IC goes through, design validation/pilot-run stage. • It checks that either the fabrication process was correct and fabricated IC is correct. ( Here it is assumed that design was error free) • Also verifies the correctness of test procedure. • AC, DC, Functional Test • Probing internal chip nodes also • Special tools like scanning electron Microscope, electron beam scanner, artificial intelligent technique etc, are used • Like Newborn sreening tests for baby 11 Dr Usha Mehta 25-01-2022
Diagnosis • Identify the fault that exists in system. • Which fault is there (type of fault)? • Where is that fault (fault location)? • Like after a set of pathological test, the doctor diagnosis your disease. 12 Dr Usha Mehta 25-01-2022
Device Characterization • Determination and correction of errors in device and/or test procedure • So that the next lot of IC will be error free. • Like doctor writes a prescription of medicine to cure your disease. • Here there is a difference between man and IC!!!!!!!!! 13 Dr Usha Mehta 25-01-2022
Failure Mode Analysis • Why/How/when the fault had occurred? • Determine the manufacturing process errors that may have caused the fault. • Like determining why that disease occurred and find the preventive actions (bad health /food habits) which created disease 14 Dr Usha Mehta 25-01-2022
Detection (testing in general…) • Does any of the fault exists? • Which, why, how, where, when is out of scope here. • Only YES/NO. Go/No Go test for IC to be shipped to market or not. • At fabrication unit • For all fabricated IC • Less comprehensive than characterization • Test should have high fault coverage, low cost and minimum test time • Are you completely fit? Does any of the disease there? • Like medical test for army ( if fit then go, otherwise no go) 15 Dr Usha Mehta 25-01-2022
Burn-In/Stress Test • To stress the chip to accelerate the failure mechanism • Some chip passes the production test but will fail very quickly thereafter • To increase temp and/or voltage while applying test patterns • Infant Mortality Failures: 10-30 Hrs • Freak Failure: 100-1000Hrs 16 Dr Usha Mehta 25-01-2022
Acceptance Testing/ Incoming Inspection • Customer performs this test • Like universal tester to test the IC at our Digital Electronics Labs 17 Dr Usha Mehta 25-01-2022
Place of Verification in Design Flow • Specification • Finalization of specification • Behavioural Description/RTL code • Functional Verification • Gate level netlist • Static timing analysis • Circuit level • Propagation delay • Physical Domain • Layout vs Schematic (LVS) • During Fabrication • Wafer testing • Pilot lot production • Validation • Mass production • Testing • Burn-In • Speed Binning • Yield loss • Diagnosis • Failure Mode Analysis • Before use • Acceptance/Incomin g Testing • In-System 18 Dr Usha Mehta 25-01-2022
Speed Binning • CMOS is made of pMOS and nMOS. • Generally, the design is such a way that both of them have same speed • But the performance can vary because of PVT • Process variations (P), Supply Voltage (V), Temperature (T) • But during fabrication process, due to process variations speed may be degraded 19 Dr Usha Mehta 25-01-2022
Speed Binning…… Process Variations • Variations in the process parameters can be impurity concentration densities, oxide thicknesses and diffusion depths. • This introduces variations in the sheet resistance and transistor parameters such as threshold voltage. • Dimension variations of the devices, are mainly resulted from the limited resolution of the photolithographic process. • This causes (W/L) variations in MOS transistors 20 Dr Usha Mehta 25-01-2022
Speed Binning….. Process Corners • There are five possible corners of an n vs. p mobility graph: • typical-typical (TT) (not really a corner !), fast- fast (FF), slow-slow (SS), fast-slow (FS), and slow-fast (SF). • TT, FF and SS (even corners) • Both types of devices are affected evenly, and generally do not adversely affect the logical correctness of the circuit. • FS, SF ("skewed" corners) • one type of FET will switch much faster than the other, and this form of imbalanced switching can cause one edge of the output to have much less slew than the other edge. 21 Dr Usha Mehta 25-01-2022
Verification • On Design (functionality, estimated speed) • Pre-silicon • One time • Methods: • Simulation • Emulation • formal methods • A Design Bug • Makes all Fabricated IC useless Detection/Testing • On Device (manufactured hardware) • Post-Silicon • On each and every IC being fabricated • Methods: • Test Generation • Test Application • A fabrication defect • May cause all ICs or Some of the ICs useless. 22 Dr Usha Mehta 25-01-2022
TTM : Time-to-MONEY 23 Dr Usha Mehta 25-01-2022 Validation Test
Failure Rate vs Product Life Time 24 Dr Usha Mehta 25-01-2022
Thanks……

Recommended

1 why to_test
1 why to_test1 why to_test
1 why to_test
Usha Mehta
 
4 verification flow_planning
4 verification flow_planning4 verification flow_planning
4 verification flow_planning
Usha Mehta
 
3 test economic_test_equipments_yield
3 test economic_test_equipments_yield3 test economic_test_equipments_yield
3 test economic_test_equipments_yield
Usha Mehta
 
6 verification tools
6 verification tools6 verification tools
6 verification tools
Usha Mehta
 
Testing and Verification of Electronics Circuits : Introduction
Testing and Verification of Electronics Circuits : IntroductionTesting and Verification of Electronics Circuits : Introduction
Testing and Verification of Electronics Circuits : Introduction
Usha Mehta
 
11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_design11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_design
Usha Mehta
 
1 why to_test
1 why to_test1 why to_test
1 why to_test
Usha Mehta
 
Introduction of testing and verification of vlsi design
Introduction of testing and verification of vlsi designIntroduction of testing and verification of vlsi design
Introduction of testing and verification of vlsi design
Usha Mehta
 

Recommended

1 why to_test
1 why to_test1 why to_test
1 why to_test
Usha Mehta
 
4 verification flow_planning
4 verification flow_planning4 verification flow_planning
4 verification flow_planning
Usha Mehta
 
3 test economic_test_equipments_yield
3 test economic_test_equipments_yield3 test economic_test_equipments_yield
3 test economic_test_equipments_yield
Usha Mehta
 
6 verification tools
6 verification tools6 verification tools
6 verification tools
Usha Mehta
 
Testing and Verification of Electronics Circuits : Introduction
Testing and Verification of Electronics Circuits : IntroductionTesting and Verification of Electronics Circuits : Introduction
Testing and Verification of Electronics Circuits : Introduction
Usha Mehta
 
11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_design11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_design
Usha Mehta
 
1 why to_test
1 why to_test1 why to_test
1 why to_test
Usha Mehta
 
Introduction of testing and verification of vlsi design
Introduction of testing and verification of vlsi designIntroduction of testing and verification of vlsi design
Introduction of testing and verification of vlsi design
Usha Mehta
 
13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
13 static timing_analysis_4_set_up_and_hold_time_violation_remedy13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
Usha Mehta
 
5 verification methods
5 verification methods5 verification methods
5 verification methods
Usha Mehta
 
2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introduction2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introduction
Usha Mehta
 
2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling
Usha Mehta
 
10 static timing_analysis_1_concept_of_timing_analysis
10 static timing_analysis_1_concept_of_timing_analysis10 static timing_analysis_1_concept_of_timing_analysis
10 static timing_analysis_1_concept_of_timing_analysis
Usha Mehta
 
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Usha Mehta
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehta
Usha Mehta
 
Static_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdfStatic_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdf
Usha Mehta
 
01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha
swethamg18
 
14 static timing_analysis_5_clock_domain_crossing
14 static timing_analysis_5_clock_domain_crossing14 static timing_analysis_5_clock_domain_crossing
14 static timing_analysis_5_clock_domain_crossing
Usha Mehta
 
Fault Simulation (Testing of VLSI Design)
Fault Simulation (Testing of VLSI Design)Fault Simulation (Testing of VLSI Design)
Fault Simulation (Testing of VLSI Design)
Usha Mehta
 
Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)
Usha Mehta
 
5. DFT.pptx
5. DFT.pptx5. DFT.pptx
5. DFT.pptx
Ahmed Abdelazeem
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification
Usha Mehta
 
Major project iii 3
Major project iii 3Major project iii 3
Major project iii 3
Gopal Prasad Bansal
 
Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)
Usha Mehta
 
12 static timing_analysis_3_clocked_design
12 static timing_analysis_3_clocked_design12 static timing_analysis_3_clocked_design
12 static timing_analysis_3_clocked_design
Usha Mehta
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
Dilip Mathuria
 
Scan insertion
Scan insertionScan insertion
Scan insertion
kumar gavanurmath
 
Burst clock controller
Burst clock controllerBurst clock controller
Burst clock controller
kumar gavanurmath
 
Electronic product design and development -2
Electronic product design and development -2Electronic product design and development -2
Electronic product design and development -2
Vinayak Bairagi
 
Module5 Testing and Verification.pdf
Module5 Testing and Verification.pdfModule5 Testing and Verification.pdf
Module5 Testing and Verification.pdf
BhavanaHN5
 

More Related Content

What's hot

13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
13 static timing_analysis_4_set_up_and_hold_time_violation_remedy13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
Usha Mehta
 
5 verification methods
5 verification methods5 verification methods
5 verification methods
Usha Mehta
 
2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introduction2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introduction
Usha Mehta
 
2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling
Usha Mehta
 
10 static timing_analysis_1_concept_of_timing_analysis
10 static timing_analysis_1_concept_of_timing_analysis10 static timing_analysis_1_concept_of_timing_analysis
10 static timing_analysis_1_concept_of_timing_analysis
Usha Mehta
 
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Usha Mehta
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehta
Usha Mehta
 
Static_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdfStatic_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdf
Usha Mehta
 
01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha
swethamg18
 
14 static timing_analysis_5_clock_domain_crossing
14 static timing_analysis_5_clock_domain_crossing14 static timing_analysis_5_clock_domain_crossing
14 static timing_analysis_5_clock_domain_crossing
Usha Mehta
 
Fault Simulation (Testing of VLSI Design)
Fault Simulation (Testing of VLSI Design)Fault Simulation (Testing of VLSI Design)
Fault Simulation (Testing of VLSI Design)
Usha Mehta
 
Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)
Usha Mehta
 
5. DFT.pptx
5. DFT.pptx5. DFT.pptx
5. DFT.pptx
Ahmed Abdelazeem
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification
Usha Mehta
 
Major project iii 3
Major project iii 3Major project iii 3
Major project iii 3
Gopal Prasad Bansal
 
Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)
Usha Mehta
 
12 static timing_analysis_3_clocked_design
12 static timing_analysis_3_clocked_design12 static timing_analysis_3_clocked_design
12 static timing_analysis_3_clocked_design
Usha Mehta
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
Dilip Mathuria
 
Scan insertion
Scan insertionScan insertion
Scan insertion
kumar gavanurmath
 
Burst clock controller
Burst clock controllerBurst clock controller
Burst clock controller
kumar gavanurmath
 

What's hot (20)

13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
13 static timing_analysis_4_set_up_and_hold_time_violation_remedy13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
 
5 verification methods
5 verification methods5 verification methods
5 verification methods
 
2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introduction2019 1 testing and verification of vlsi design_introduction
2019 1 testing and verification of vlsi design_introduction
 
2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling
 
10 static timing_analysis_1_concept_of_timing_analysis
10 static timing_analysis_1_concept_of_timing_analysis10 static timing_analysis_1_concept_of_timing_analysis
10 static timing_analysis_1_concept_of_timing_analysis
 
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehta
 
Static_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdfStatic_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdf
 
01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha
 
14 static timing_analysis_5_clock_domain_crossing
14 static timing_analysis_5_clock_domain_crossing14 static timing_analysis_5_clock_domain_crossing
14 static timing_analysis_5_clock_domain_crossing
 
Fault Simulation (Testing of VLSI Design)
Fault Simulation (Testing of VLSI Design)Fault Simulation (Testing of VLSI Design)
Fault Simulation (Testing of VLSI Design)
 
Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)
 
5. DFT.pptx
5. DFT.pptx5. DFT.pptx
5. DFT.pptx
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification
 
Major project iii 3
Major project iii 3Major project iii 3
Major project iii 3
 
Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)
 
12 static timing_analysis_3_clocked_design
12 static timing_analysis_3_clocked_design12 static timing_analysis_3_clocked_design
12 static timing_analysis_3_clocked_design
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
 
Scan insertion
Scan insertionScan insertion
Scan insertion
 
Burst clock controller
Burst clock controllerBurst clock controller
Burst clock controller
 

Similar to 2 when to_test_role_of_testing

Electronic product design and development -2
Electronic product design and development -2Electronic product design and development -2
Electronic product design and development -2
Vinayak Bairagi
 
Module5 Testing and Verification.pdf
Module5 Testing and Verification.pdfModule5 Testing and Verification.pdf
Module5 Testing and Verification.pdf
BhavanaHN5
 
Arizona State University Test Lecture
Arizona State University Test LectureArizona State University Test Lecture
Arizona State University Test Lecture
Pete Sarson, PH.D
 
Risk based QA af Michael Agerkvist Petersen, Radiometer Medical
Risk based QA af Michael Agerkvist Petersen, Radiometer MedicalRisk based QA af Michael Agerkvist Petersen, Radiometer Medical
Risk based QA af Michael Agerkvist Petersen, Radiometer Medical
InfinIT - Innovationsnetværket for it
 
Project Helios
Project HeliosProject Helios
Project Helios
Todd R. Jenney, RHB
 
Innovation day 2013 2.5 joris vanderschrick (verhaert) - embedded system de...
Innovation day 2013 2.5 joris vanderschrick (verhaert) - embedded system de...Innovation day 2013 2.5 joris vanderschrick (verhaert) - embedded system de...
Innovation day 2013 2.5 joris vanderschrick (verhaert) - embedded system de...Verhaert Masters in Innovation
 
Testing- Fundamentals of Testing-Mazenet solution
Testing- Fundamentals of Testing-Mazenet solutionTesting- Fundamentals of Testing-Mazenet solution
Testing- Fundamentals of Testing-Mazenet solution
Mazenetsolution
 
77-22545-313436-91480.pdf
77-22545-313436-91480.pdf77-22545-313436-91480.pdf
77-22545-313436-91480.pdf
hasan752746
 
A Funny Thing Happened on the Way to User Acceptance Testing
A Funny Thing Happened on the Way to User Acceptance TestingA Funny Thing Happened on the Way to User Acceptance Testing
A Funny Thing Happened on the Way to User Acceptance Testing
TechWell
 
cupdf.com_cheme-process-control-lab-equipment-heat-exchanger.pptx
cupdf.com_cheme-process-control-lab-equipment-heat-exchanger.pptxcupdf.com_cheme-process-control-lab-equipment-heat-exchanger.pptx
cupdf.com_cheme-process-control-lab-equipment-heat-exchanger.pptx
BigbearBigbear
 
Vlsi testing
Vlsi testingVlsi testing
Vlsi testing
Dilip Mathuria
 
Failure Analysis, benefits, logistics and limitations
Failure Analysis, benefits, logistics and limitationsFailure Analysis, benefits, logistics and limitations
Failure Analysis, benefits, logistics and limitations
Accendo Reliability
 
Design for Testability DfT Seminar Outline
Design for Testability DfT Seminar OutlineDesign for Testability DfT Seminar Outline
Design for Testability DfT Seminar Outline
Accendo Reliability
 
An engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearablesAn engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearables
Valencell, Inc
 
Designing the Enterprise for Manufacturing
Designing the Enterprise for ManufacturingDesigning the Enterprise for Manufacturing
Designing the Enterprise for Manufacturing
sc0ttruss
 
Actionable Continuous Delivery Metrics - QCon San Francisco November 2018
Actionable Continuous Delivery Metrics - QCon San Francisco November 2018 Actionable Continuous Delivery Metrics - QCon San Francisco November 2018
Actionable Continuous Delivery Metrics - QCon San Francisco November 2018
Suzie Prince
 
Lecture4EngSocExp.ppt (1).pdf
Lecture4EngSocExp.ppt (1).pdfLecture4EngSocExp.ppt (1).pdf
Lecture4EngSocExp.ppt (1).pdf
MCarmelSobia
 
RESUME PAUL DELIPSKI 2016
RESUME PAUL DELIPSKI 2016RESUME PAUL DELIPSKI 2016
RESUME PAUL DELIPSKI 2016Paul De Lipski
 
6TL NIdays 2010
6TL NIdays 2010 6TL NIdays 2010
6TL NIdays 2010
Peter van Oostrom
 

Similar to 2 when to_test_role_of_testing (20)

Electronic product design and development -2
Electronic product design and development -2Electronic product design and development -2
Electronic product design and development -2
 
Module5 Testing and Verification.pdf
Module5 Testing and Verification.pdfModule5 Testing and Verification.pdf
Module5 Testing and Verification.pdf
 
Arizona State University Test Lecture
Arizona State University Test LectureArizona State University Test Lecture
Arizona State University Test Lecture
 
Risk based QA af Michael Agerkvist Petersen, Radiometer Medical
Risk based QA af Michael Agerkvist Petersen, Radiometer MedicalRisk based QA af Michael Agerkvist Petersen, Radiometer Medical
Risk based QA af Michael Agerkvist Petersen, Radiometer Medical
 
Project Helios
Project HeliosProject Helios
Project Helios
 
Innovation day 2013 2.5 joris vanderschrick (verhaert) - embedded system de...
Innovation day 2013 2.5 joris vanderschrick (verhaert) - embedded system de...Innovation day 2013 2.5 joris vanderschrick (verhaert) - embedded system de...
Innovation day 2013 2.5 joris vanderschrick (verhaert) - embedded system de...
 
Testing- Fundamentals of Testing-Mazenet solution
Testing- Fundamentals of Testing-Mazenet solutionTesting- Fundamentals of Testing-Mazenet solution
Testing- Fundamentals of Testing-Mazenet solution
 
77-22545-313436-91480.pdf
77-22545-313436-91480.pdf77-22545-313436-91480.pdf
77-22545-313436-91480.pdf
 
T1
T1T1
T1
 
A Funny Thing Happened on the Way to User Acceptance Testing
A Funny Thing Happened on the Way to User Acceptance TestingA Funny Thing Happened on the Way to User Acceptance Testing
A Funny Thing Happened on the Way to User Acceptance Testing
 
cupdf.com_cheme-process-control-lab-equipment-heat-exchanger.pptx
cupdf.com_cheme-process-control-lab-equipment-heat-exchanger.pptxcupdf.com_cheme-process-control-lab-equipment-heat-exchanger.pptx
cupdf.com_cheme-process-control-lab-equipment-heat-exchanger.pptx
 
Vlsi testing
Vlsi testingVlsi testing
Vlsi testing
 
Failure Analysis, benefits, logistics and limitations
Failure Analysis, benefits, logistics and limitationsFailure Analysis, benefits, logistics and limitations
Failure Analysis, benefits, logistics and limitations
 
Design for Testability DfT Seminar Outline
Design for Testability DfT Seminar OutlineDesign for Testability DfT Seminar Outline
Design for Testability DfT Seminar Outline
 
An engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearablesAn engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearables
 
Designing the Enterprise for Manufacturing
Designing the Enterprise for ManufacturingDesigning the Enterprise for Manufacturing
Designing the Enterprise for Manufacturing
 
Actionable Continuous Delivery Metrics - QCon San Francisco November 2018
Actionable Continuous Delivery Metrics - QCon San Francisco November 2018 Actionable Continuous Delivery Metrics - QCon San Francisco November 2018
Actionable Continuous Delivery Metrics - QCon San Francisco November 2018
 
Lecture4EngSocExp.ppt (1).pdf
Lecture4EngSocExp.ppt (1).pdfLecture4EngSocExp.ppt (1).pdf
Lecture4EngSocExp.ppt (1).pdf
 
RESUME PAUL DELIPSKI 2016
RESUME PAUL DELIPSKI 2016RESUME PAUL DELIPSKI 2016
RESUME PAUL DELIPSKI 2016
 
6TL NIdays 2010
6TL NIdays 2010 6TL NIdays 2010
6TL NIdays 2010
 

More from Usha Mehta

Basic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate ArraysBasic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate Arrays
Usha Mehta
 
Field Programmable Gate Arrays : Architecture
Field Programmable Gate Arrays : ArchitectureField Programmable Gate Arrays : Architecture
Field Programmable Gate Arrays : Architecture
Usha Mehta
 
Programmable Logic Devices : SPLD and CPLD
Programmable Logic Devices : SPLD and CPLDProgrammable Logic Devices : SPLD and CPLD
Programmable Logic Devices : SPLD and CPLD
Usha Mehta
 
Programmable Switches for Programmable Logic Devices
Programmable Switches for Programmable Logic DevicesProgrammable Switches for Programmable Logic Devices
Programmable Switches for Programmable Logic Devices
Usha Mehta
 
2_DVD_ASIC_Design_FLow.pdf
2_DVD_ASIC_Design_FLow.pdf2_DVD_ASIC_Design_FLow.pdf
2_DVD_ASIC_Design_FLow.pdf
Usha Mehta
 
3_DVD_IC_Fabrication_Flow_designer_perspective.pdf
3_DVD_IC_Fabrication_Flow_designer_perspective.pdf3_DVD_IC_Fabrication_Flow_designer_perspective.pdf
3_DVD_IC_Fabrication_Flow_designer_perspective.pdf
Usha Mehta
 
7_DVD_Combinational_MOS_Logic_Circuits.pdf
7_DVD_Combinational_MOS_Logic_Circuits.pdf7_DVD_Combinational_MOS_Logic_Circuits.pdf
7_DVD_Combinational_MOS_Logic_Circuits.pdf
Usha Mehta
 
5_DVD_VLSI Technology Trends.pdf
5_DVD_VLSI Technology Trends.pdf5_DVD_VLSI Technology Trends.pdf
5_DVD_VLSI Technology Trends.pdf
Usha Mehta
 
8_DVD_Sequential_MOS_logic_circuits.pdf
8_DVD_Sequential_MOS_logic_circuits.pdf8_DVD_Sequential_MOS_logic_circuits.pdf
8_DVD_Sequential_MOS_logic_circuits.pdf
Usha Mehta
 
9_DVD_Dynamic_logic_circuits.pdf
9_DVD_Dynamic_logic_circuits.pdf9_DVD_Dynamic_logic_circuits.pdf
9_DVD_Dynamic_logic_circuits.pdf
Usha Mehta
 
13_DVD_Latch-up_prevention.pdf
13_DVD_Latch-up_prevention.pdf13_DVD_Latch-up_prevention.pdf
13_DVD_Latch-up_prevention.pdf
Usha Mehta
 
9 semiconductor memory
9 semiconductor memory9 semiconductor memory
9 semiconductor memory
Usha Mehta
 
Verification flow and_planning_vlsi_design
Verification flow and_planning_vlsi_designVerification flow and_planning_vlsi_design
Verification flow and_planning_vlsi_design
Usha Mehta
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
Usha Mehta
 

More from Usha Mehta (14)

Basic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate ArraysBasic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate Arrays
 
Field Programmable Gate Arrays : Architecture
Field Programmable Gate Arrays : ArchitectureField Programmable Gate Arrays : Architecture
Field Programmable Gate Arrays : Architecture
 
Programmable Logic Devices : SPLD and CPLD
Programmable Logic Devices : SPLD and CPLDProgrammable Logic Devices : SPLD and CPLD
Programmable Logic Devices : SPLD and CPLD
 
Programmable Switches for Programmable Logic Devices
Programmable Switches for Programmable Logic DevicesProgrammable Switches for Programmable Logic Devices
Programmable Switches for Programmable Logic Devices
 
2_DVD_ASIC_Design_FLow.pdf
2_DVD_ASIC_Design_FLow.pdf2_DVD_ASIC_Design_FLow.pdf
2_DVD_ASIC_Design_FLow.pdf
 
3_DVD_IC_Fabrication_Flow_designer_perspective.pdf
3_DVD_IC_Fabrication_Flow_designer_perspective.pdf3_DVD_IC_Fabrication_Flow_designer_perspective.pdf
3_DVD_IC_Fabrication_Flow_designer_perspective.pdf
 
7_DVD_Combinational_MOS_Logic_Circuits.pdf
7_DVD_Combinational_MOS_Logic_Circuits.pdf7_DVD_Combinational_MOS_Logic_Circuits.pdf
7_DVD_Combinational_MOS_Logic_Circuits.pdf
 
5_DVD_VLSI Technology Trends.pdf
5_DVD_VLSI Technology Trends.pdf5_DVD_VLSI Technology Trends.pdf
5_DVD_VLSI Technology Trends.pdf
 
8_DVD_Sequential_MOS_logic_circuits.pdf
8_DVD_Sequential_MOS_logic_circuits.pdf8_DVD_Sequential_MOS_logic_circuits.pdf
8_DVD_Sequential_MOS_logic_circuits.pdf
 
9_DVD_Dynamic_logic_circuits.pdf
9_DVD_Dynamic_logic_circuits.pdf9_DVD_Dynamic_logic_circuits.pdf
9_DVD_Dynamic_logic_circuits.pdf
 
13_DVD_Latch-up_prevention.pdf
13_DVD_Latch-up_prevention.pdf13_DVD_Latch-up_prevention.pdf
13_DVD_Latch-up_prevention.pdf
 
9 semiconductor memory
9 semiconductor memory9 semiconductor memory
9 semiconductor memory
 
Verification flow and_planning_vlsi_design
Verification flow and_planning_vlsi_designVerification flow and_planning_vlsi_design
Verification flow and_planning_vlsi_design
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
 

Recently uploaded

哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
insn4465
 
Online aptitude test management system project report.pdf
Online aptitude test management system project report.pdfOnline aptitude test management system project report.pdf
Online aptitude test management system project report.pdf
Kamal Acharya
 
sieving analysis and results interpretation
sieving analysis and results interpretationsieving analysis and results interpretation
sieving analysis and results interpretation
ssuser36d3051
 
Building Electrical System Design & Installation
Building Electrical System Design & InstallationBuilding Electrical System Design & Installation
Building Electrical System Design & Installation
symbo111
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
ChristineTorrepenida1
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
JoytuBarua2
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
PROJECT FORMAT FOR EVS AMITY UNIVERSITY GWALIOR.ppt
PROJECT FORMAT FOR EVS AMITY UNIVERSITY GWALIOR.pptPROJECT FORMAT FOR EVS AMITY UNIVERSITY GWALIOR.ppt
PROJECT FORMAT FOR EVS AMITY UNIVERSITY GWALIOR.ppt
bhadouriyakaku
 
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
awadeshbabu
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
NidhalKahouli2
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
Dr Ramhari Poudyal
 
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdfBPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
MIGUELANGEL966976
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
Victor Morales
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
Mukeshwaran Balu
 
AIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdfAIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdf
RicletoEspinosa1
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
dxobcob
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 

Recently uploaded (20)

哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
 
Online aptitude test management system project report.pdf
Online aptitude test management system project report.pdfOnline aptitude test management system project report.pdf
Online aptitude test management system project report.pdf
 
sieving analysis and results interpretation
sieving analysis and results interpretationsieving analysis and results interpretation
sieving analysis and results interpretation
 
Building Electrical System Design & Installation
Building Electrical System Design & InstallationBuilding Electrical System Design & Installation
Building Electrical System Design & Installation
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
PROJECT FORMAT FOR EVS AMITY UNIVERSITY GWALIOR.ppt
PROJECT FORMAT FOR EVS AMITY UNIVERSITY GWALIOR.pptPROJECT FORMAT FOR EVS AMITY UNIVERSITY GWALIOR.ppt
PROJECT FORMAT FOR EVS AMITY UNIVERSITY GWALIOR.ppt
 
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
[JPP-1] - (JEE 3.0) - Kinematics 1D - 14th May..pdf
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
 
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdfBPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
 
AIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdfAIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdf
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
一比一原版(Otago毕业证)奥塔哥大学毕业证成绩单如何办理
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 

2 when to_test_role_of_testing

  • 2. Acknowledgement….. This presentation has been summarized from various books, papers, websites and presentations on VLSI Design and its various topics all over the world. I couldn’t item-wise mention from where these large pull of hints and work come. However, I’d like to thank all professors and scientists who created such a good work on this emerging field. Without those efforts in this very emerging technology, these notes and slides can’t be finished. 2 Dr Usha Mehta 25-01-2022
  • 4. Once they grow…… 25- 01- 202 2 Dr Usha Mehta 4 Cost – Rule of 10 It costs 10 times more to test a device as we move to higher level in the product manufacturing process
  • 6. • Design Errors • Misinterpretation of specification • Fabrication Errors • Wrong component • Incorrect Wiring • Fabrication Defects • Imperfect Process Variations • Physical Failure • During life time of a system 25- 01- 202 2 Dr Usha Mehta 6
  • 8. Architectural Behavioural RTL Gate Transistor Physical Unpacked Chip 25- 01- 202 2 Dr Usha Mehta 8 Circuit Chip, Components, Interconnects… System System on Chip Network on Chip Prototype Testing Mass Production Testing System @ Field
  • 9. Role of Testing in General • Verification • will any fault occur? • Validation • will fault occur during mass production? • Detection • Is there any fault? Yes or no? • Diagnosis • Where is the fault? • Device Characterization • Why the fault occurred? (Is design wrong or test process wrong?) • Failure Mode Analysis (FMA) • How that fault can be prevented? (Is manufacturing process wrong?) • Burn-In • Will it work for longer life? • Speed Binning • What is the speed of device? • Acceptance Testing/Incoming Inspection • Should I use it in my system? 9 Dr Usha Mehta 25-01-2022
  • 10. Verification • Verifies the correctness of Design • Performed once prior to manufacturing process • Performed by simulation, hardware emulation or formal methods • Responsible for quality of design • Like sonography used for unborn baby during pregnancy 10 Dr Usha Mehta 25-01-2022
  • 11. Validation Verification Testing/Characterization / Design Debug • After the first lot of prototypes are manufactured, IC goes through, design validation/pilot-run stage. • It checks that either the fabrication process was correct and fabricated IC is correct. ( Here it is assumed that design was error free) • Also verifies the correctness of test procedure. • AC, DC, Functional Test • Probing internal chip nodes also • Special tools like scanning electron Microscope, electron beam scanner, artificial intelligent technique etc, are used • Like Newborn sreening tests for baby 11 Dr Usha Mehta 25-01-2022
  • 12. Diagnosis • Identify the fault that exists in system. • Which fault is there (type of fault)? • Where is that fault (fault location)? • Like after a set of pathological test, the doctor diagnosis your disease. 12 Dr Usha Mehta 25-01-2022
  • 13. Device Characterization • Determination and correction of errors in device and/or test procedure • So that the next lot of IC will be error free. • Like doctor writes a prescription of medicine to cure your disease. • Here there is a difference between man and IC!!!!!!!!! 13 Dr Usha Mehta 25-01-2022
  • 14. Failure Mode Analysis • Why/How/when the fault had occurred? • Determine the manufacturing process errors that may have caused the fault. • Like determining why that disease occurred and find the preventive actions (bad health /food habits) which created disease 14 Dr Usha Mehta 25-01-2022
  • 15. Detection (testing in general…) • Does any of the fault exists? • Which, why, how, where, when is out of scope here. • Only YES/NO. Go/No Go test for IC to be shipped to market or not. • At fabrication unit • For all fabricated IC • Less comprehensive than characterization • Test should have high fault coverage, low cost and minimum test time • Are you completely fit? Does any of the disease there? • Like medical test for army ( if fit then go, otherwise no go) 15 Dr Usha Mehta 25-01-2022
  • 16. Burn-In/Stress Test • To stress the chip to accelerate the failure mechanism • Some chip passes the production test but will fail very quickly thereafter • To increase temp and/or voltage while applying test patterns • Infant Mortality Failures: 10-30 Hrs • Freak Failure: 100-1000Hrs 16 Dr Usha Mehta 25-01-2022
  • 17. Acceptance Testing/ Incoming Inspection • Customer performs this test • Like universal tester to test the IC at our Digital Electronics Labs 17 Dr Usha Mehta 25-01-2022
  • 18. Place of Verification in Design Flow • Specification • Finalization of specification • Behavioural Description/RTL code • Functional Verification • Gate level netlist • Static timing analysis • Circuit level • Propagation delay • Physical Domain • Layout vs Schematic (LVS) • During Fabrication • Wafer testing • Pilot lot production • Validation • Mass production • Testing • Burn-In • Speed Binning • Yield loss • Diagnosis • Failure Mode Analysis • Before use • Acceptance/Incomin g Testing • In-System 18 Dr Usha Mehta 25-01-2022
  • 19. Speed Binning • CMOS is made of pMOS and nMOS. • Generally, the design is such a way that both of them have same speed • But the performance can vary because of PVT • Process variations (P), Supply Voltage (V), Temperature (T) • But during fabrication process, due to process variations speed may be degraded 19 Dr Usha Mehta 25-01-2022
  • 20. Speed Binning…… Process Variations • Variations in the process parameters can be impurity concentration densities, oxide thicknesses and diffusion depths. • This introduces variations in the sheet resistance and transistor parameters such as threshold voltage. • Dimension variations of the devices, are mainly resulted from the limited resolution of the photolithographic process. • This causes (W/L) variations in MOS transistors 20 Dr Usha Mehta 25-01-2022
  • 21. Speed Binning….. Process Corners • There are five possible corners of an n vs. p mobility graph: • typical-typical (TT) (not really a corner !), fast- fast (FF), slow-slow (SS), fast-slow (FS), and slow-fast (SF). • TT, FF and SS (even corners) • Both types of devices are affected evenly, and generally do not adversely affect the logical correctness of the circuit. • FS, SF ("skewed" corners) • one type of FET will switch much faster than the other, and this form of imbalanced switching can cause one edge of the output to have much less slew than the other edge. 21 Dr Usha Mehta 25-01-2022
  • 22. Verification • On Design (functionality, estimated speed) • Pre-silicon • One time • Methods: • Simulation • Emulation • formal methods • A Design Bug • Makes all Fabricated IC useless Detection/Testing • On Device (manufactured hardware) • Post-Silicon • On each and every IC being fabricated • Methods: • Test Generation • Test Application • A fabrication defect • May cause all ICs or Some of the ICs useless. 22 Dr Usha Mehta 25-01-2022
  • 24. Failure Rate vs Product Life Time 24 Dr Usha Mehta 25-01-2022
  • 25.