SlideShare a Scribd company logo
Analog Control
Supplemental material
Chapter 12 & 13
3
 Discrete signals only have two states; ON
or OFF.
 Analog signals have an infinite number of
states. It can be totally ON, totally OFF or
anything in-between.
 PLC’s/PAC’s use analog I/O modules in
applications where the field device signals
are continuously varying.
Overview
Analog Signal
Continuous Signal
Time
MeasuredorCommandSignal
Analog I/O Devices
 Flow meters
 Humidity
transducers
 Load cells
 Potentiometers
 Pressure sensors
 Temperature
sensors
 Vibration
transducers
 I/P valves
 Motor controllers
 Fans/Blowers
 Heaters
 Chart recorders
 Actuators
 Analog meters
Analog Input ProcessProcess
Transducer Transmitter ADC
0000000000000000
15 0
Physical
Signal
Low level
Voltage or
Current
Amplified E or I
compatible with
analog input module
Analog
Input
Module
Toprocessor
Computer or PLC or PAC
Storage register
7
Most common
 4 to 20mA
 0 to 10Vdc
 ±10Vdc
Less common
 0 to 1Vdc
 0 to 5Vdc
 1 to 5Vdc
 ±5Vdc
Analog Input Rates
Analog Output
Process
DAC
Analog
Output
Module
0000000000000000
11 0
Transducer
From
Processor
Storage register
in processor
Voltage or
current output
Analog
Signal
From water
reservoir
To water
supply
I/P Valve
Pump
9
Most common
 4 to 20mA
 0 to 10Vdc
 ±10Vdc
Less common
 10 to 50mA
 0 to 5Vdc
 ±2.5Vdc
 ±5Vdc
Analog Output Rates
10
 Analog signals are encoded by
representing them in a binary word, as a
binary number.
 The binary number corresponds to the
value of the analog signal at a given
instant in time.
Analog Signals
11
 Analog input signals are represented in
digital format through the process of
sampling the continuous analog waveform
at regular intervals of time and then
performing an analog to digital
conversion.
 If the sample rate is twice the rate of the
analog signal change, the signal can be
exactly reproduced.
Sampling
12
 The process of assigning a discrete binary
number to each sample introduces an
error known as quantization error.
 Quantization is an unavoidable error
resulting from the difference between the
actual value of the analog sample and the
nearest value encoded by one of the
binary numbers.
Sampling
Sampling
http://www.videomaker.com/article/14524/
Sampling
http://www.music-production-school.com/pro_tools_software_article.shtml
15
 Analog to Digital Converter (ADC)
 ADC’s are used to interface analog input
signals with digital circuits, PLC’s, PAC’s or
computers.
 ADC’s are essentially a quantizing process,
whereby an analog signal is represented
by discrete states. These states can be
assigned appropriate codes such as
straight binary, BCD, gray code or binary
two’s compliment.
Analog to Digital
Conversion
16
 Assume:
 A straight binary count.
 3-bit output
 Input of: 0Vdc to 1Vdc
 1 𝑏𝑖𝑡 𝐿𝑆𝐵 =
𝐹.𝑆.
2 𝑛
 Where:
 F.S. = Full scale input of the ADC
 n = number of output bits.
3-Bit ACD
D2 D1 D0
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
3-bit ADCDigitalBinaryOutputCount
Ideally QuantizedAnalog Input Volage
3-Bit ADC Analog Voltage Input vs. Digital Bianry Output Count
000
100
011
010
001
111
110
101
1/8 7/83/45/81/23/81/40 1.0 F.S.
1 LSB
NominalQuantized
Value ½ LSB
3-Bit ADC
Input vs. Output
Analog Input
for a 1VDC F.S.
ADC
Analog Input
for a 10VDC
F.S. ADC
Binary Digital
Output
0 0.00 000
1/8 1.25 001
1/4 2.50 010
3/8 3.75 011
1/2 5.00 100
5/8 6.25 101
3/4 7.50 110
7/8 8.75 111
19
 By the previous graph and table the
following should be noted:
 The 3-bit ADC has 2n output states where ‘n’ is
the number of output bits.
 The value of input voltage required to change
the output by 1-LSB is obtained by:
3-Bit ADC
1 𝑏𝑖𝑡 𝐿𝑆𝐵 =
𝐹.𝑆.
2 𝑛 ±
1
2
𝐿𝑆𝐵
20
 Analog input values shown represent the center
point of the analog values for each output word,
with transition points ±½ LSB from the center
points. The quantizing error or uncertainty is thus
½ LSB.
 The MSB (1002) output corresponds to ½ V on
the input which is half of the F.S. input range.
The largest output word (1112) corresponds to
7/8 V and F.S.
3-Bit ADC
𝑉𝑜 𝑚𝑎𝑥𝑜𝑢𝑡 = 𝐹. 𝑆 − 1 𝐿𝑆𝐵
or
1 𝑉𝑑𝑐 −
1
8
𝑉𝑑𝑐 =
7
8
𝑉𝑑𝑐
21
 An ADC requires a certain length of time,
called conversion time, to change an
analog signal into the corresponding
digital signal.
 If the analog signal changes during the
conversion time the converter output may
be in error. To prevent this a sample and
hold circuit is used.
Sampling Concepts
Simplified Sample
and Hold
Input
Voltage
A1 A2
Electronic
Switch
Switch
Driver
C
Output
Voltage
Common
Sample
Control
23
 Conversion Time
 The total time required to completely convert
an analog input current or voltage to a digital
output. The time is affected by the propagation
delay in the various circuits. It may be
specified as a number of conversions per
second.
 This is one of the most important specifications
to be considered when selecting an ADC.
Converters having more output bits usually
require more time.
ADC Characteristics
24
 Resolution
 The amount of input voltage required to
increment the output by one LSB. The
resolution is determined by the number of
output bits. It is specified in terms of the
number of output bits or as one part per
number of output states. As an example: the
resolution of an 8-bit converter is specified as
either 8-bits or 1 out of 256
1
28 =
1
256
ADC Characteristics
25
 Digital to Analog Converter (DAC)
 Digital systems can be used to transmit analog
signals. This is accomplished by using a DAC
whereby a given digital signal is transformed
into its equivalent analog signal.
 Three categories
 Current output
 Voltage output
 Multiplying type
Digital to Analog
Converter (DAC)
26
 The DAC process can be viewed as finding
the equivalent weight of and object (less
then one unit) with weights in
geometrically proportional units, such as
1/8, 1/4 and 1/2. By using these weights in
various combinations, 8 different
measurements ranging from zero units to
7/8 units can be obtained.
Concept & Transfer
Function
27
 Assume:
 A straight binary count.
 3-Bit output
 Output of: 0Vdc to 1Vdc
 Where:
 F.S. = Full scale input of
DAC
 n = Number of output
bits.
3-Bit DAC
D2 D1 D0
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
3-Bit DAC Output
Voltage vs. Binary
3-Bit DAC Output Voltage vs. Binary Count
0
1/8
1/4
3/8
1/2
5/8
3/4
7/8
1
000 001 010 011 100 101 110 111
Binary Input Count
OutputVoltageChange
3-Bit DAC Input vs.
OUtput
Binary Digital
Input
Analog Output
for a 1VDC F.S.
DAC
Analog Output
for a 10VDC
F.S. DAC
000 0 0.00
001 1/8 1.25
010 1/4 2.50
011 3/8 3.75
100 1/2 5.00
101 5/8 6.25
110 3/4 7.50
111 7/8 8.75
30
 By the previous graph and table the
following should be noted:
 The 3-Bit DAC has eight 2 𝑛 = 8 possible input
combinations 𝑛 = 𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑖𝑛𝑝𝑢𝑡 𝑏𝑖𝑡𝑠 , ranging
from 0002 𝑡𝑜 1112.
 If the F.S. analog voltage is 1Vdc, the smallest
unit 𝐿𝑆𝐵 001 is equivalent to
1
8
𝑉. No voltage or
step smaller can be identified by this DAC
(resolution).
3-Bit DAC
31
 The MSB 𝑏𝑖𝑛𝑎𝑟𝑦 100 has the equivalent
value equal to
1
2
𝑉 𝑜𝑟 50% 𝐹. 𝑆.
 For the maximum input signal 𝑏𝑖𝑛𝑎𝑟𝑦 111 ,
the analog is
7
8
𝑉, which is
1
8
𝑉 less than
the F.S. value. Therefore:
𝑉𝑜 𝑚𝑎𝑥𝑜𝑢𝑡 = 𝐹. 𝑆. −𝐸𝑞𝑢𝑖𝑣. 𝑉 𝑓𝑜𝑟 1 𝐿𝑆𝐵
Where:
𝑉𝑜 𝑚𝑎𝑥𝑜𝑢𝑡 = 𝑡ℎ𝑒 𝑚𝑎𝑥𝑖𝑚𝑢𝑚 𝑎𝑛𝑎𝑙𝑜𝑔 𝑜𝑢𝑡𝑝𝑢𝑡 𝑣𝑜𝑙𝑡𝑎𝑔𝑒
𝐹. 𝑆. = 𝐹𝑢𝑙𝑙 𝑠𝑐𝑎𝑙𝑒 𝑜𝑢𝑡𝑝𝑢𝑡 𝑟𝑎𝑡𝑖𝑛𝑔 𝑜𝑓 𝑡ℎ𝑒 𝐷𝐴𝐶
3-Bit DAC
32
 Settling Time
 The time required, after a code transition, for
the DAC output to reach its final value within
specified limits, (usually ±1/2 LSB). The
settling time of a voltage output DAC is longer
then that of a current output type due to the
extra circuitry to transform current to voltage.
DAC Specifications
33
 The smallest incremental change in output
voltage/current of a DAC.
In the previous example, for a 3-bit DAC
with an output voltage range of 0Vdc to
10Vdc, the resolution is:
𝑅𝑒𝑠𝑜𝑙𝑢𝑡𝑖𝑜𝑛 =
𝐹. 𝑆.
2 𝑛
or
1.25𝑉𝑑𝑐 =
10𝑉𝑑𝑐
23
Resolution

More Related Content

What's hot

Microprocessor Interfacing and 8155 Features
Microprocessor Interfacing and 8155 FeaturesMicroprocessor Interfacing and 8155 Features
Microprocessor Interfacing and 8155 Features
Srikrishna Thota
 
Microprocessor-Compatible Quadrature Decoder/Counter Design
Microprocessor-Compatible Quadrature Decoder/Counter DesignMicroprocessor-Compatible Quadrature Decoder/Counter Design
Microprocessor-Compatible Quadrature Decoder/Counter Design
Rohit Singh
 
04 chapter03 02_numbers_systems_student_version_fa16
04 chapter03 02_numbers_systems_student_version_fa1604 chapter03 02_numbers_systems_student_version_fa16
04 chapter03 02_numbers_systems_student_version_fa16
John Todora
 
Analog to Digital converter in ARM
Analog to Digital converter in ARMAnalog to Digital converter in ARM
Analog to Digital converter in ARM
Aarav Soni
 
12 chapter06 math_instructions_fa14
12 chapter06 math_instructions_fa1412 chapter06 math_instructions_fa14
12 chapter06 math_instructions_fa14
John Todora
 
Interfacing ics for microprocessor
Interfacing ics for microprocessorInterfacing ics for microprocessor
Interfacing ics for microprocessor
THANDAIAH PRABU
 
Pic ppt 13104022(4th_year)
Pic ppt 13104022(4th_year)Pic ppt 13104022(4th_year)
Pic ppt 13104022(4th_year)
Daman Singh
 
INTERFACING ANALAOG TO DIGITAL CONVERTER (ADC0808/09) TO 8051 MICROCONTROLLER
 INTERFACING ANALAOG TO DIGITAL CONVERTER (ADC0808/09) TO 8051 MICROCONTROLLER   INTERFACING ANALAOG TO DIGITAL CONVERTER (ADC0808/09) TO 8051 MICROCONTROLLER
INTERFACING ANALAOG TO DIGITAL CONVERTER (ADC0808/09) TO 8051 MICROCONTROLLER
SIRILsam
 
8254 Programmable Interval Timer by vijay
8254 Programmable Interval Timer by vijay8254 Programmable Interval Timer by vijay
8254 Programmable Interval Timer by vijay
Vijay Kumar
 
8255 Programmable parallel I/O
8255 Programmable parallel I/O 8255 Programmable parallel I/O
8255 Programmable parallel I/O
Muhammed Afsal Villan
 
Programmableperipheralinterface 8255 ppt
Programmableperipheralinterface 8255 pptProgrammableperipheralinterface 8255 ppt
Programmableperipheralinterface 8255 ppt
sharan Kumar
 
DAC and sensor interfacing with PIC
DAC and sensor interfacing with PICDAC and sensor interfacing with PIC
DAC and sensor interfacing with PIC
Sasidharan Srinivasan
 
8155 Basic Concepts
8155 Basic Concepts8155 Basic Concepts
8155 Basic Concepts
Srinath Kalikivayi
 
IC 8253 - Microprocessor
IC 8253 - Microprocessor IC 8253 - Microprocessor
IC 8253 - Microprocessor
Vatsal N Shah
 
8051 microcontroller and it’s interface
8051 microcontroller and it’s interface8051 microcontroller and it’s interface
8051 microcontroller and it’s interface
Abhishek Choksi
 

What's hot (19)

Microprocessor Interfacing and 8155 Features
Microprocessor Interfacing and 8155 FeaturesMicroprocessor Interfacing and 8155 Features
Microprocessor Interfacing and 8155 Features
 
Microprocessor-Compatible Quadrature Decoder/Counter Design
Microprocessor-Compatible Quadrature Decoder/Counter DesignMicroprocessor-Compatible Quadrature Decoder/Counter Design
Microprocessor-Compatible Quadrature Decoder/Counter Design
 
Interfacing 8255
Interfacing 8255Interfacing 8255
Interfacing 8255
 
04 chapter03 02_numbers_systems_student_version_fa16
04 chapter03 02_numbers_systems_student_version_fa1604 chapter03 02_numbers_systems_student_version_fa16
04 chapter03 02_numbers_systems_student_version_fa16
 
Analog to Digital converter in ARM
Analog to Digital converter in ARMAnalog to Digital converter in ARM
Analog to Digital converter in ARM
 
12 chapter06 math_instructions_fa14
12 chapter06 math_instructions_fa1412 chapter06 math_instructions_fa14
12 chapter06 math_instructions_fa14
 
Interfacing ics for microprocessor
Interfacing ics for microprocessorInterfacing ics for microprocessor
Interfacing ics for microprocessor
 
Pic ppt 13104022(4th_year)
Pic ppt 13104022(4th_year)Pic ppt 13104022(4th_year)
Pic ppt 13104022(4th_year)
 
INTERFACING ANALAOG TO DIGITAL CONVERTER (ADC0808/09) TO 8051 MICROCONTROLLER
 INTERFACING ANALAOG TO DIGITAL CONVERTER (ADC0808/09) TO 8051 MICROCONTROLLER   INTERFACING ANALAOG TO DIGITAL CONVERTER (ADC0808/09) TO 8051 MICROCONTROLLER
INTERFACING ANALAOG TO DIGITAL CONVERTER (ADC0808/09) TO 8051 MICROCONTROLLER
 
8254 Programmable Interval Timer by vijay
8254 Programmable Interval Timer by vijay8254 Programmable Interval Timer by vijay
8254 Programmable Interval Timer by vijay
 
8255 Programmable parallel I/O
8255 Programmable parallel I/O 8255 Programmable parallel I/O
8255 Programmable parallel I/O
 
Programmableperipheralinterface 8255 ppt
Programmableperipheralinterface 8255 pptProgrammableperipheralinterface 8255 ppt
Programmableperipheralinterface 8255 ppt
 
Class7
Class7Class7
Class7
 
Chapter 4 plc
Chapter 4 plcChapter 4 plc
Chapter 4 plc
 
DAC and sensor interfacing with PIC
DAC and sensor interfacing with PICDAC and sensor interfacing with PIC
DAC and sensor interfacing with PIC
 
8155 Basic Concepts
8155 Basic Concepts8155 Basic Concepts
8155 Basic Concepts
 
Ece221 Ch7 Part1
Ece221 Ch7 Part1Ece221 Ch7 Part1
Ece221 Ch7 Part1
 
IC 8253 - Microprocessor
IC 8253 - Microprocessor IC 8253 - Microprocessor
IC 8253 - Microprocessor
 
8051 microcontroller and it’s interface
8051 microcontroller and it’s interface8051 microcontroller and it’s interface
8051 microcontroller and it’s interface
 

Viewers also liked

06 chapter03 04_control_logix_tags_memory_structure_fa16
06 chapter03 04_control_logix_tags_memory_structure_fa1606 chapter03 04_control_logix_tags_memory_structure_fa16
06 chapter03 04_control_logix_tags_memory_structure_fa16
John Todora
 
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa1608 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16John Todora
 
13 chap07 and_08_comparison_subs_force_fa14
13 chap07 and_08_comparison_subs_force_fa1413 chap07 and_08_comparison_subs_force_fa14
13 chap07 and_08_comparison_subs_force_fa14John Todora
 
00 chapter07 and_08_conversion_subroutines_force_sp13
00 chapter07 and_08_conversion_subroutines_force_sp1300 chapter07 and_08_conversion_subroutines_force_sp13
00 chapter07 and_08_conversion_subroutines_force_sp13
John Todora
 
Level 3 RSLogix 5000 development & Programming of ControlLogix Projects CCP 143
Level 3 RSLogix 5000 development & Programming of ControlLogix Projects CCP 143Level 3 RSLogix 5000 development & Programming of ControlLogix Projects CCP 143
Level 3 RSLogix 5000 development & Programming of ControlLogix Projects CCP 143Anders Larsen Sojat
 
Plc networking basics - controllogix
Plc networking basics - controllogixPlc networking basics - controllogix
Plc networking basics - controllogix
Business Industrial Network
 
Controllogix 5000 Training
Controllogix 5000 TrainingControllogix 5000 Training
Controllogix 5000 Training
Business Industrial Network
 
What's New in Wonderware InTouch Access Anywhere v.122015
What's New in Wonderware InTouch Access Anywhere v.122015What's New in Wonderware InTouch Access Anywhere v.122015
What's New in Wonderware InTouch Access Anywhere v.122015
Katie Schauer
 
Scada ppt
Scada pptScada ppt
Scada ppt
zudakki
 
PLC and SCADA
PLC and SCADAPLC and SCADA
PLC and SCADA
Suman Sourabh
 

Viewers also liked (11)

Intouch 9.0 v
Intouch 9.0 vIntouch 9.0 v
Intouch 9.0 v
 
06 chapter03 04_control_logix_tags_memory_structure_fa16
06 chapter03 04_control_logix_tags_memory_structure_fa1606 chapter03 04_control_logix_tags_memory_structure_fa16
06 chapter03 04_control_logix_tags_memory_structure_fa16
 
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa1608 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16
 
13 chap07 and_08_comparison_subs_force_fa14
13 chap07 and_08_comparison_subs_force_fa1413 chap07 and_08_comparison_subs_force_fa14
13 chap07 and_08_comparison_subs_force_fa14
 
00 chapter07 and_08_conversion_subroutines_force_sp13
00 chapter07 and_08_conversion_subroutines_force_sp1300 chapter07 and_08_conversion_subroutines_force_sp13
00 chapter07 and_08_conversion_subroutines_force_sp13
 
Level 3 RSLogix 5000 development & Programming of ControlLogix Projects CCP 143
Level 3 RSLogix 5000 development & Programming of ControlLogix Projects CCP 143Level 3 RSLogix 5000 development & Programming of ControlLogix Projects CCP 143
Level 3 RSLogix 5000 development & Programming of ControlLogix Projects CCP 143
 
Plc networking basics - controllogix
Plc networking basics - controllogixPlc networking basics - controllogix
Plc networking basics - controllogix
 
Controllogix 5000 Training
Controllogix 5000 TrainingControllogix 5000 Training
Controllogix 5000 Training
 
What's New in Wonderware InTouch Access Anywhere v.122015
What's New in Wonderware InTouch Access Anywhere v.122015What's New in Wonderware InTouch Access Anywhere v.122015
What's New in Wonderware InTouch Access Anywhere v.122015
 
Scada ppt
Scada pptScada ppt
Scada ppt
 
PLC and SCADA
PLC and SCADAPLC and SCADA
PLC and SCADA
 

Similar to 05 analog control_sp15

Meeting w10 chapter 3 part 3
Meeting w10   chapter 3 part 3Meeting w10   chapter 3 part 3
Meeting w10 chapter 3 part 3Hattori Sidek
 
Meeting w9 chapter 3 part 2
Meeting w9   chapter 3 part 2Meeting w9   chapter 3 part 2
Meeting w9 chapter 3 part 2Hattori Sidek
 
ANALOG TO DIGITAL CONVERTOR
ANALOG TO DIGITAL CONVERTORANALOG TO DIGITAL CONVERTOR
ANALOG TO DIGITAL CONVERTOR
Anil Yadav
 
Fundamental of MSD Module-III Part-a.ppt
Fundamental of MSD Module-III Part-a.pptFundamental of MSD Module-III Part-a.ppt
Fundamental of MSD Module-III Part-a.ppt
BEVARAVASUDEVAAP1813
 
analog to digital converter.ppt
analog to digital converter.pptanalog to digital converter.ppt
analog to digital converter.ppt
Dreamers6
 
Chap 3. signal processing elemnt part three
Chap 3. signal processing elemnt part threeChap 3. signal processing elemnt part three
Chap 3. signal processing elemnt part three
YemaneBayray
 
adc dac converter
adc dac converteradc dac converter
adc dac converter
Gaurav Rai
 
Top schools in noida
Top schools in noidaTop schools in noida
Top schools in noida
Edhole.com
 
Microprocesser
MicroprocesserMicroprocesser
Microprocesser
فرخ شعیب
 
Adc by anil kr yadav
Adc by anil kr yadavAdc by anil kr yadav
Adc by anil kr yadavAnil Yadav
 
Analog to digital converter
Analog to digital converterAnalog to digital converter
Top schools in noida
Top schools in noidaTop schools in noida
Top schools in noida
Edhole.com
 
analog to digital adn digital to analog .ppt
analog to digital adn digital to analog .pptanalog to digital adn digital to analog .ppt
analog to digital adn digital to analog .ppt
daredevil15082004
 
digital anlage c converter for digital .ppt
digital anlage c converter for digital .pptdigital anlage c converter for digital .ppt
digital anlage c converter for digital .ppt
AbdullahOmar64
 
Adc.pptx ashvani 151503
Adc.pptx ashvani 151503Adc.pptx ashvani 151503
Adc.pptx ashvani 151503
Ashvani Shukla
 
ADC and DAC Best Ever Pers
ADC and DAC Best Ever PersADC and DAC Best Ever Pers
ADC and DAC Best Ever Pers
Eng Ahmed Salad Osman
 
Analog to Digital Converters
Analog to Digital ConvertersAnalog to Digital Converters
Analog to Digital Converters
Anas Smarty
 
Analog to Digital Conversion
Analog to Digital ConversionAnalog to Digital Conversion
Analog to Digital Conversion
Syed Umair
 

Similar to 05 analog control_sp15 (20)

Meeting w10 chapter 3 part 3
Meeting w10   chapter 3 part 3Meeting w10   chapter 3 part 3
Meeting w10 chapter 3 part 3
 
Meeting w9 chapter 3 part 2
Meeting w9   chapter 3 part 2Meeting w9   chapter 3 part 2
Meeting w9 chapter 3 part 2
 
ANALOG TO DIGITAL CONVERTOR
ANALOG TO DIGITAL CONVERTORANALOG TO DIGITAL CONVERTOR
ANALOG TO DIGITAL CONVERTOR
 
Fundamental of MSD Module-III Part-a.ppt
Fundamental of MSD Module-III Part-a.pptFundamental of MSD Module-III Part-a.ppt
Fundamental of MSD Module-III Part-a.ppt
 
analog to digital converter.ppt
analog to digital converter.pptanalog to digital converter.ppt
analog to digital converter.ppt
 
Adc dac converter
Adc dac converterAdc dac converter
Adc dac converter
 
Chap 3. signal processing elemnt part three
Chap 3. signal processing elemnt part threeChap 3. signal processing elemnt part three
Chap 3. signal processing elemnt part three
 
adc dac converter
adc dac converteradc dac converter
adc dac converter
 
Top schools in noida
Top schools in noidaTop schools in noida
Top schools in noida
 
Microprocesser
MicroprocesserMicroprocesser
Microprocesser
 
Adc by anil kr yadav
Adc by anil kr yadavAdc by anil kr yadav
Adc by anil kr yadav
 
Analog to digital converter
Analog to digital converterAnalog to digital converter
Analog to digital converter
 
Top schools in noida
Top schools in noidaTop schools in noida
Top schools in noida
 
analog to digital adn digital to analog .ppt
analog to digital adn digital to analog .pptanalog to digital adn digital to analog .ppt
analog to digital adn digital to analog .ppt
 
digital anlage c converter for digital .ppt
digital anlage c converter for digital .pptdigital anlage c converter for digital .ppt
digital anlage c converter for digital .ppt
 
Adc.pptx ashvani 151503
Adc.pptx ashvani 151503Adc.pptx ashvani 151503
Adc.pptx ashvani 151503
 
ADC and DAC Best Ever Pers
ADC and DAC Best Ever PersADC and DAC Best Ever Pers
ADC and DAC Best Ever Pers
 
Analog to Digital Converters
Analog to Digital ConvertersAnalog to Digital Converters
Analog to Digital Converters
 
Analog to digital converter
Analog to digital converterAnalog to digital converter
Analog to digital converter
 
Analog to Digital Conversion
Analog to Digital ConversionAnalog to Digital Conversion
Analog to Digital Conversion
 

More from John Todora

04 scaling analog_datal_sp17
04 scaling analog_datal_sp1704 scaling analog_datal_sp17
04 scaling analog_datal_sp17
John Todora
 
01 control logix_arrays_sp17
01 control logix_arrays_sp1701 control logix_arrays_sp17
01 control logix_arrays_sp17
John Todora
 
Comparison instructions, AB, Siemens and AB CCW
Comparison instructions, AB, Siemens and AB CCWComparison instructions, AB, Siemens and AB CCW
Comparison instructions, AB, Siemens and AB CCW
John Todora
 
Lab02 review
Lab02 reviewLab02 review
Lab02 review
John Todora
 
Subroutines rev01 fa16
Subroutines rev01 fa16Subroutines rev01 fa16
Subroutines rev01 fa16
John Todora
 
Move mask moves_rev01_fa16
Move mask moves_rev01_fa16Move mask moves_rev01_fa16
Move mask moves_rev01_fa16
John Todora
 
Math cl ccw_siemens_rev01_fa16
Math cl ccw_siemens_rev01_fa16Math cl ccw_siemens_rev01_fa16
Math cl ccw_siemens_rev01_fa16
John Todora
 
ControlLogix Counters FA16
ControlLogix Counters FA16ControlLogix Counters FA16
ControlLogix Counters FA16
John Todora
 
Lab02 lead in
Lab02 lead inLab02 lead in
Lab02 lead in
John Todora
 
ControlLogix Timers FA16
ControlLogix Timers FA16ControlLogix Timers FA16
ControlLogix Timers FA16
John Todora
 
01 introduction to_plc-pac_rev01_fa16
01 introduction to_plc-pac_rev01_fa1601 introduction to_plc-pac_rev01_fa16
01 introduction to_plc-pac_rev01_fa16
John Todora
 
07 chapter07 loop_diagrams
07 chapter07 loop_diagrams07 chapter07 loop_diagrams
07 chapter07 loop_diagrams
John Todora
 
04 chapter04 specification_forms
04 chapter04 specification_forms04 chapter04 specification_forms
04 chapter04 specification_forms
John Todora
 
03 chapter03 lists_indexes_databases
03 chapter03 lists_indexes_databases03 chapter03 lists_indexes_databases
03 chapter03 lists_indexes_databases
John Todora
 
02 chapter02 p&ids_and_symbols_split_animations
02 chapter02 p&ids_and_symbols_split_animations02 chapter02 p&ids_and_symbols_split_animations
02 chapter02 p&ids_and_symbols_split_animations
John Todora
 
01 chapter01 process_flow_diagram
01 chapter01 process_flow_diagram01 chapter01 process_flow_diagram
01 chapter01 process_flow_diagram
John Todora
 
00 introduction
00 introduction00 introduction
00 introduction
John Todora
 
EMEC130 P&ID Symbol Primer
EMEC130 P&ID Symbol PrimerEMEC130 P&ID Symbol Primer
EMEC130 P&ID Symbol Primer
John Todora
 
02 copy file_fill_sp16
02 copy file_fill_sp1602 copy file_fill_sp16
02 copy file_fill_sp16
John Todora
 
Control Systems Basics
Control Systems BasicsControl Systems Basics
Control Systems Basics
John Todora
 

More from John Todora (20)

04 scaling analog_datal_sp17
04 scaling analog_datal_sp1704 scaling analog_datal_sp17
04 scaling analog_datal_sp17
 
01 control logix_arrays_sp17
01 control logix_arrays_sp1701 control logix_arrays_sp17
01 control logix_arrays_sp17
 
Comparison instructions, AB, Siemens and AB CCW
Comparison instructions, AB, Siemens and AB CCWComparison instructions, AB, Siemens and AB CCW
Comparison instructions, AB, Siemens and AB CCW
 
Lab02 review
Lab02 reviewLab02 review
Lab02 review
 
Subroutines rev01 fa16
Subroutines rev01 fa16Subroutines rev01 fa16
Subroutines rev01 fa16
 
Move mask moves_rev01_fa16
Move mask moves_rev01_fa16Move mask moves_rev01_fa16
Move mask moves_rev01_fa16
 
Math cl ccw_siemens_rev01_fa16
Math cl ccw_siemens_rev01_fa16Math cl ccw_siemens_rev01_fa16
Math cl ccw_siemens_rev01_fa16
 
ControlLogix Counters FA16
ControlLogix Counters FA16ControlLogix Counters FA16
ControlLogix Counters FA16
 
Lab02 lead in
Lab02 lead inLab02 lead in
Lab02 lead in
 
ControlLogix Timers FA16
ControlLogix Timers FA16ControlLogix Timers FA16
ControlLogix Timers FA16
 
01 introduction to_plc-pac_rev01_fa16
01 introduction to_plc-pac_rev01_fa1601 introduction to_plc-pac_rev01_fa16
01 introduction to_plc-pac_rev01_fa16
 
07 chapter07 loop_diagrams
07 chapter07 loop_diagrams07 chapter07 loop_diagrams
07 chapter07 loop_diagrams
 
04 chapter04 specification_forms
04 chapter04 specification_forms04 chapter04 specification_forms
04 chapter04 specification_forms
 
03 chapter03 lists_indexes_databases
03 chapter03 lists_indexes_databases03 chapter03 lists_indexes_databases
03 chapter03 lists_indexes_databases
 
02 chapter02 p&ids_and_symbols_split_animations
02 chapter02 p&ids_and_symbols_split_animations02 chapter02 p&ids_and_symbols_split_animations
02 chapter02 p&ids_and_symbols_split_animations
 
01 chapter01 process_flow_diagram
01 chapter01 process_flow_diagram01 chapter01 process_flow_diagram
01 chapter01 process_flow_diagram
 
00 introduction
00 introduction00 introduction
00 introduction
 
EMEC130 P&ID Symbol Primer
EMEC130 P&ID Symbol PrimerEMEC130 P&ID Symbol Primer
EMEC130 P&ID Symbol Primer
 
02 copy file_fill_sp16
02 copy file_fill_sp1602 copy file_fill_sp16
02 copy file_fill_sp16
 
Control Systems Basics
Control Systems BasicsControl Systems Basics
Control Systems Basics
 

Recently uploaded

Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Thiyagu K
 
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
BhavyaRajput3
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
MIRIAMSALINAS13
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Atul Kumar Singh
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
siemaillard
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
RaedMohamed3
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
heathfieldcps1
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
joachimlavalley1
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
vaibhavrinwa19
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
GeoBlogs
 
Honest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptxHonest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptx
timhan337
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
EverAndrsGuerraGuerr
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
Sandy Millin
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
TechSoup
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
SACHIN R KONDAGURI
 
678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf
CarlosHernanMontoyab2
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
EduSkills OECD
 
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
Levi Shapiro
 

Recently uploaded (20)

Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
 
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
 
Honest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptxHonest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptx
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
 
678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
 
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
 

05 analog control_sp15

  • 3. 3  Discrete signals only have two states; ON or OFF.  Analog signals have an infinite number of states. It can be totally ON, totally OFF or anything in-between.  PLC’s/PAC’s use analog I/O modules in applications where the field device signals are continuously varying. Overview
  • 5. Analog I/O Devices  Flow meters  Humidity transducers  Load cells  Potentiometers  Pressure sensors  Temperature sensors  Vibration transducers  I/P valves  Motor controllers  Fans/Blowers  Heaters  Chart recorders  Actuators  Analog meters
  • 6. Analog Input ProcessProcess Transducer Transmitter ADC 0000000000000000 15 0 Physical Signal Low level Voltage or Current Amplified E or I compatible with analog input module Analog Input Module Toprocessor Computer or PLC or PAC Storage register
  • 7. 7 Most common  4 to 20mA  0 to 10Vdc  ±10Vdc Less common  0 to 1Vdc  0 to 5Vdc  1 to 5Vdc  ±5Vdc Analog Input Rates
  • 8. Analog Output Process DAC Analog Output Module 0000000000000000 11 0 Transducer From Processor Storage register in processor Voltage or current output Analog Signal From water reservoir To water supply I/P Valve Pump
  • 9. 9 Most common  4 to 20mA  0 to 10Vdc  ±10Vdc Less common  10 to 50mA  0 to 5Vdc  ±2.5Vdc  ±5Vdc Analog Output Rates
  • 10. 10  Analog signals are encoded by representing them in a binary word, as a binary number.  The binary number corresponds to the value of the analog signal at a given instant in time. Analog Signals
  • 11. 11  Analog input signals are represented in digital format through the process of sampling the continuous analog waveform at regular intervals of time and then performing an analog to digital conversion.  If the sample rate is twice the rate of the analog signal change, the signal can be exactly reproduced. Sampling
  • 12. 12  The process of assigning a discrete binary number to each sample introduces an error known as quantization error.  Quantization is an unavoidable error resulting from the difference between the actual value of the analog sample and the nearest value encoded by one of the binary numbers. Sampling
  • 15. 15  Analog to Digital Converter (ADC)  ADC’s are used to interface analog input signals with digital circuits, PLC’s, PAC’s or computers.  ADC’s are essentially a quantizing process, whereby an analog signal is represented by discrete states. These states can be assigned appropriate codes such as straight binary, BCD, gray code or binary two’s compliment. Analog to Digital Conversion
  • 16. 16  Assume:  A straight binary count.  3-bit output  Input of: 0Vdc to 1Vdc  1 𝑏𝑖𝑡 𝐿𝑆𝐵 = 𝐹.𝑆. 2 𝑛  Where:  F.S. = Full scale input of the ADC  n = number of output bits. 3-Bit ACD D2 D1 D0 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1
  • 17. 3-bit ADCDigitalBinaryOutputCount Ideally QuantizedAnalog Input Volage 3-Bit ADC Analog Voltage Input vs. Digital Bianry Output Count 000 100 011 010 001 111 110 101 1/8 7/83/45/81/23/81/40 1.0 F.S. 1 LSB NominalQuantized Value ½ LSB
  • 18. 3-Bit ADC Input vs. Output Analog Input for a 1VDC F.S. ADC Analog Input for a 10VDC F.S. ADC Binary Digital Output 0 0.00 000 1/8 1.25 001 1/4 2.50 010 3/8 3.75 011 1/2 5.00 100 5/8 6.25 101 3/4 7.50 110 7/8 8.75 111
  • 19. 19  By the previous graph and table the following should be noted:  The 3-bit ADC has 2n output states where ‘n’ is the number of output bits.  The value of input voltage required to change the output by 1-LSB is obtained by: 3-Bit ADC 1 𝑏𝑖𝑡 𝐿𝑆𝐵 = 𝐹.𝑆. 2 𝑛 ± 1 2 𝐿𝑆𝐵
  • 20. 20  Analog input values shown represent the center point of the analog values for each output word, with transition points ±½ LSB from the center points. The quantizing error or uncertainty is thus ½ LSB.  The MSB (1002) output corresponds to ½ V on the input which is half of the F.S. input range. The largest output word (1112) corresponds to 7/8 V and F.S. 3-Bit ADC 𝑉𝑜 𝑚𝑎𝑥𝑜𝑢𝑡 = 𝐹. 𝑆 − 1 𝐿𝑆𝐵 or 1 𝑉𝑑𝑐 − 1 8 𝑉𝑑𝑐 = 7 8 𝑉𝑑𝑐
  • 21. 21  An ADC requires a certain length of time, called conversion time, to change an analog signal into the corresponding digital signal.  If the analog signal changes during the conversion time the converter output may be in error. To prevent this a sample and hold circuit is used. Sampling Concepts
  • 22. Simplified Sample and Hold Input Voltage A1 A2 Electronic Switch Switch Driver C Output Voltage Common Sample Control
  • 23. 23  Conversion Time  The total time required to completely convert an analog input current or voltage to a digital output. The time is affected by the propagation delay in the various circuits. It may be specified as a number of conversions per second.  This is one of the most important specifications to be considered when selecting an ADC. Converters having more output bits usually require more time. ADC Characteristics
  • 24. 24  Resolution  The amount of input voltage required to increment the output by one LSB. The resolution is determined by the number of output bits. It is specified in terms of the number of output bits or as one part per number of output states. As an example: the resolution of an 8-bit converter is specified as either 8-bits or 1 out of 256 1 28 = 1 256 ADC Characteristics
  • 25. 25  Digital to Analog Converter (DAC)  Digital systems can be used to transmit analog signals. This is accomplished by using a DAC whereby a given digital signal is transformed into its equivalent analog signal.  Three categories  Current output  Voltage output  Multiplying type Digital to Analog Converter (DAC)
  • 26. 26  The DAC process can be viewed as finding the equivalent weight of and object (less then one unit) with weights in geometrically proportional units, such as 1/8, 1/4 and 1/2. By using these weights in various combinations, 8 different measurements ranging from zero units to 7/8 units can be obtained. Concept & Transfer Function
  • 27. 27  Assume:  A straight binary count.  3-Bit output  Output of: 0Vdc to 1Vdc  Where:  F.S. = Full scale input of DAC  n = Number of output bits. 3-Bit DAC D2 D1 D0 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1
  • 28. 3-Bit DAC Output Voltage vs. Binary 3-Bit DAC Output Voltage vs. Binary Count 0 1/8 1/4 3/8 1/2 5/8 3/4 7/8 1 000 001 010 011 100 101 110 111 Binary Input Count OutputVoltageChange
  • 29. 3-Bit DAC Input vs. OUtput Binary Digital Input Analog Output for a 1VDC F.S. DAC Analog Output for a 10VDC F.S. DAC 000 0 0.00 001 1/8 1.25 010 1/4 2.50 011 3/8 3.75 100 1/2 5.00 101 5/8 6.25 110 3/4 7.50 111 7/8 8.75
  • 30. 30  By the previous graph and table the following should be noted:  The 3-Bit DAC has eight 2 𝑛 = 8 possible input combinations 𝑛 = 𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑖𝑛𝑝𝑢𝑡 𝑏𝑖𝑡𝑠 , ranging from 0002 𝑡𝑜 1112.  If the F.S. analog voltage is 1Vdc, the smallest unit 𝐿𝑆𝐵 001 is equivalent to 1 8 𝑉. No voltage or step smaller can be identified by this DAC (resolution). 3-Bit DAC
  • 31. 31  The MSB 𝑏𝑖𝑛𝑎𝑟𝑦 100 has the equivalent value equal to 1 2 𝑉 𝑜𝑟 50% 𝐹. 𝑆.  For the maximum input signal 𝑏𝑖𝑛𝑎𝑟𝑦 111 , the analog is 7 8 𝑉, which is 1 8 𝑉 less than the F.S. value. Therefore: 𝑉𝑜 𝑚𝑎𝑥𝑜𝑢𝑡 = 𝐹. 𝑆. −𝐸𝑞𝑢𝑖𝑣. 𝑉 𝑓𝑜𝑟 1 𝐿𝑆𝐵 Where: 𝑉𝑜 𝑚𝑎𝑥𝑜𝑢𝑡 = 𝑡ℎ𝑒 𝑚𝑎𝑥𝑖𝑚𝑢𝑚 𝑎𝑛𝑎𝑙𝑜𝑔 𝑜𝑢𝑡𝑝𝑢𝑡 𝑣𝑜𝑙𝑡𝑎𝑔𝑒 𝐹. 𝑆. = 𝐹𝑢𝑙𝑙 𝑠𝑐𝑎𝑙𝑒 𝑜𝑢𝑡𝑝𝑢𝑡 𝑟𝑎𝑡𝑖𝑛𝑔 𝑜𝑓 𝑡ℎ𝑒 𝐷𝐴𝐶 3-Bit DAC
  • 32. 32  Settling Time  The time required, after a code transition, for the DAC output to reach its final value within specified limits, (usually ±1/2 LSB). The settling time of a voltage output DAC is longer then that of a current output type due to the extra circuitry to transform current to voltage. DAC Specifications
  • 33. 33  The smallest incremental change in output voltage/current of a DAC. In the previous example, for a 3-bit DAC with an output voltage range of 0Vdc to 10Vdc, the resolution is: 𝑅𝑒𝑠𝑜𝑙𝑢𝑡𝑖𝑜𝑛 = 𝐹. 𝑆. 2 𝑛 or 1.25𝑉𝑑𝑐 = 10𝑉𝑑𝑐 23 Resolution

Editor's Notes

  1. Analog input process (for example): The transducer detects the process signal. The transducer and transmitter convert the process signal into an electrical signal that the analog input can recognize. The analog input module converts the signal into a digital value proportional to the electrical input of the module. This value is typically a 12-bit word, but can be up to 16-bits. An analog input instruction transfers the digital value to the PLC. The PLC stores the digital value in a memory location for future use. The analog signal is read and converted at prescribed intervals of time called the sampling rate.
  2. Analog output process (for example): The processor sends a digital value to the analog output module. The analog output module uses an DAC (Digital to Analog converter) to convert the digital signal to an analog voltage or current value. The analog output module sends the analog value to a transducer. The transducer sends the appropriate signal to the analog output device.
  3. Definition of: sampling (1) In statistics, the analysis of a group by determining the characteristics of a significant percentage of its members chosen at random. (2) Converting analog signals into digital form. Audio and other analog signals are continuous waveforms that are analyzed at various points in time and converted into digital samples. The accuracy with which the digital samples reflect their analog origins is based on "sampling rate" and "sample size." Sampling Rate - When to Measure The sampling rate is the number of times per second that the waveform is measured, which typically ranges from 8 to 192 thousand times per second (8 kHz to 192 kHz). The greater the rate, the higher the frequency that can be captured. The sampling rate must be at least twice that of the analog frequency being captured. For example, the sampling rate used to create the digital data on a CD is 44.1 kHz, slightly more than double the 20kHz frequency an average person can hear. The sampling rate for digitizing voice for a toll-quality conversation is typically 8,000 times per second (8 kHz), twice the 4 kHz required for the full spectrum of the human voice. Sample Size - The Measurement Also called "resolution" and "precision," the sample size is the measurement of each sample point on a numeric scale. Known as "quantizing," the sample point is turned into the closest whole number. The more granular the scale (the more increments), the more accurate the digital sample represents the original analog signal. Source: http://www.pcmag.com/encyclopedia_term/0,2542,t=sampling&i=50790,00.asp
  4. Assuming a straight binary code output from the ADC, the equivalent count output can be calculated for a given analog input signal. Example: Assume an ADC with an input range of 0 Vdc to 1 Vdc. With a total of 3-bits of output the ADC can represent 8 different input voltages from 0 Vdc to 1 Vdc. Therefore the amount of voltage at the input to change the output by one bit (LSB) would be: 1-bit (LSB) = F.S. / 2n where: F.S. = Full scale input of the ADC n = number of output bits For the 3-bit ADC above: 1-bit (LSB) = 1 Vdc / 23 or 1-bit (LSB) = 1/8 or 1/8 Vdc
  5. This graph shows a typical transfer function for an ADC having a F.S. input of 1 Vdc. The more bits on the output the smaller the resolution, that is it takes a smaller change of voltage on the input to change 1 LSB on the output. Most ADC are 10 or 12 bit.
  6. A sample and hold circuit is used to sense the analog signal at the start of conversion, and store it on a capacitor during the remaining conversion time.