Presentation on the AB ControlLogix counters; CTU and CTD. Also includes a brief introduction to IEC 61131-3 standard counters using Siemens and AB CCW as examples.
The document discusses timers in programmable logic controllers (PLCs). It covers different timer instructions for Allen-Bradley and Siemens PLCs including TON, TOF, and RTO timers. It describes the parameters, status bits, and functionality of TON and TOF timers. It also provides examples of how timers can be used to implement circuits for oscillation, startup warnings, and sequential startup. The maximum timing period of a PLC timer is also summarized.
The following presentation is a part of the level 4 module -- Digital Logic and Signal Principles. This resources is a part of the 2009/2010 Engineering (foundation degree, BEng and HN) courses from University of Wales Newport (course codes H101, H691, H620, HH37 and 001H). This resource is a part of the core modules for the full time 1st year undergraduate programme.
The BEng & Foundation Degrees and HNC/D in Engineering are designed to meet the needs of employers by placing the emphasis on the theoretical, practical and vocational aspects of engineering within the workplace and beyond. Engineering is becoming more high profile, and therefore more in demand as a skill set, in today’s high-tech world. This course has been designed to provide you with knowledge, skills and practical experience encountered in everyday engineering environments.
1. A counter is a sequential logic circuit consisting of a set of flip-flops which can go through a sequence of states.
2. There are two main types of counters - asynchronous counters and synchronous counters. Asynchronous counters have propagation delay issues and synchronous counters do not.
3. Counters can be designed to count up, down, or in other sequences depending on the state transition logic and excitation table used to determine the flip-flop inputs.
This document discusses different types of counters including asynchronous (ripple) counters, synchronous counters, down counters, and shift-register counters. It provides examples of how to construct various counters using flip-flops and logic gates. It also covers decoding the output states of counters and issues that can arise from propagation delays in asynchronous counters.
This document discusses different types of counters, including asynchronous and synchronous counters. Asynchronous counters use flip-flops that are not connected to a common clock, resulting in a "ripple" effect. Synchronous counters connect all flip-flops to the same clock and use combinational logic to generate the next state. Counters can be cascaded to achieve higher modulus by connecting the output of one counter to the input of the next. The document also provides an example of designing a synchronous BCD counter and cascading a mod-10 and mod-8 counter.
The document discusses the central processing unit (CPU) of a computer. It describes the three major parts of the CPU - the control unit, the arithmetic logic unit (ALU), and the register set. The control unit supervises operations and instructs the ALU. The register set stores intermediate data. The ALU performs arithmetic and logic operations to execute instructions. Memory units and instruction formats are also discussed.
This document discusses counters, which are digital circuits used for counting pulses. It describes asynchronous and synchronous counters, and different types including up/down counters, decade counters, ring counters, and Johnson counters. Examples of counter applications are given such as in kitchen appliances, washing machines, microwaves, and programmable logic controllers. Counters are used for tasks like time measurement, frequency division, and digital signal generation.
The document discusses timers in programmable logic controllers (PLCs). It covers different timer instructions for Allen-Bradley and Siemens PLCs including TON, TOF, and RTO timers. It describes the parameters, status bits, and functionality of TON and TOF timers. It also provides examples of how timers can be used to implement circuits for oscillation, startup warnings, and sequential startup. The maximum timing period of a PLC timer is also summarized.
The following presentation is a part of the level 4 module -- Digital Logic and Signal Principles. This resources is a part of the 2009/2010 Engineering (foundation degree, BEng and HN) courses from University of Wales Newport (course codes H101, H691, H620, HH37 and 001H). This resource is a part of the core modules for the full time 1st year undergraduate programme.
The BEng & Foundation Degrees and HNC/D in Engineering are designed to meet the needs of employers by placing the emphasis on the theoretical, practical and vocational aspects of engineering within the workplace and beyond. Engineering is becoming more high profile, and therefore more in demand as a skill set, in today’s high-tech world. This course has been designed to provide you with knowledge, skills and practical experience encountered in everyday engineering environments.
1. A counter is a sequential logic circuit consisting of a set of flip-flops which can go through a sequence of states.
2. There are two main types of counters - asynchronous counters and synchronous counters. Asynchronous counters have propagation delay issues and synchronous counters do not.
3. Counters can be designed to count up, down, or in other sequences depending on the state transition logic and excitation table used to determine the flip-flop inputs.
This document discusses different types of counters including asynchronous (ripple) counters, synchronous counters, down counters, and shift-register counters. It provides examples of how to construct various counters using flip-flops and logic gates. It also covers decoding the output states of counters and issues that can arise from propagation delays in asynchronous counters.
This document discusses different types of counters, including asynchronous and synchronous counters. Asynchronous counters use flip-flops that are not connected to a common clock, resulting in a "ripple" effect. Synchronous counters connect all flip-flops to the same clock and use combinational logic to generate the next state. Counters can be cascaded to achieve higher modulus by connecting the output of one counter to the input of the next. The document also provides an example of designing a synchronous BCD counter and cascading a mod-10 and mod-8 counter.
The document discusses the central processing unit (CPU) of a computer. It describes the three major parts of the CPU - the control unit, the arithmetic logic unit (ALU), and the register set. The control unit supervises operations and instructs the ALU. The register set stores intermediate data. The ALU performs arithmetic and logic operations to execute instructions. Memory units and instruction formats are also discussed.
This document discusses counters, which are digital circuits used for counting pulses. It describes asynchronous and synchronous counters, and different types including up/down counters, decade counters, ring counters, and Johnson counters. Examples of counter applications are given such as in kitchen appliances, washing machines, microwaves, and programmable logic controllers. Counters are used for tasks like time measurement, frequency division, and digital signal generation.
The document discusses various 4-bit synchronous counters from MSI, including the 74LS163 counter. The 74LS163 is a 4-bit binary synchronous counter that is edge-triggered, synchronously presettable, and cascadable. It counts in modulo-16 and provides a carry output when the count reaches 15. The document also discusses using counters in various configurations such as cascading counters, decoding counter states, and creating up/down counters.
A modulus-n counter is a sequential logic device that counts through a predetermined sequence of states when triggered by a clock signal. The number of states it cycles through before returning to the initial state is called its modulus. For example, a 2-bit counter with states 00, 01, 10, 11 has a modulus of 4. The maximum modulus of an n-bit counter is 2^n. Modulus counters are used in applications like frequency counters, digital clocks, time measurement, and more.
Basics covering analog signals, PLC analog input modules, transducers/transmitters and the wiring of input transducers/transmitters to the PLC analog input module. Single ended and differential wiring are also discussed.
This presentation is all about counters, focusing on synchronous and asynchronous counters. The unique feature is the incorporation of the circuit images generated from MULTISIM software imparting practical knowledge to the users.
The document describes various arithmetic instructions for Allen-Bradley, Siemens, and ControlLogix PLCs. It defines instructions like ADD, SUB, MUL, and DIV and explains how they perform basic arithmetic operations by taking values from source operands and storing the result in a destination operand. The document also discusses arithmetic status bits that provide information about the result of the last instruction executed.
This document discusses Allen Bradley counters, including mechanical counters, electronic counters, and programmable logic controller (PLC) counters. It describes the common applications of counters, how they work, and the memory structure of counters in Allen Bradley PLCs. Specifically, it explains the memory words that make up counters, including the status bits stored in word 0 that indicate states like underflow, overflow, and whether the counter has reached its preset value.
Registers are memory elements that store binary words. Counters are registers that count clock pulses. There are different types of registers like buffer registers, shift registers, and controlled shift registers. Ripple counters count clock pulses using JK flip flops but have propagation delays. Synchronous counters clock all flip flops simultaneously, eliminating propagation delays. Ring counters sequentially activate devices by having only one high bit in the stored word.
Counters:
Introduction, Asynchronous counter, Terms related to counters, IC-7493 (4-bit binary counter), Synchronous counter, Bushing, Type T-Design, Type JK Design, Presettable counter, IC-7490, IC 7492, Synchronous counter ICs, Analysis of counter circuits
DELD Unit IV ring and twisted ring counterKanchanPatil34
A 4 bit bidirectional shift register allows data to be shifted either left or right based on the control signal level. When the control signal is high, gates G1-G4 are enabled and data shifts right as each flip flop's output is passed to the next flip flop's input. When low, gates G5-G7 are enabled and data shifts left by each flip flop passing its output to the previous flip flop's input.
Basic arithmetic instructions with a focus on AB ControlLogix. Siemens and AB Creative Components Workbench are mentioned as IEC 61131-3 standard instructions
1. Counters are commonly used to keep track of items passing a point and the number of times an action occurs. Electronic counters can count up, down, or both depending on external inputs like sensors or switches.
2. PLC counters use instructions to define the type of counter, preset value, and counting sequence. An up-counter increments each time its rung is energized until the accumulated value meets or exceeds the preset. A down-counter decrements each time its rung is energized.
3. Common applications include tracking items on a production line or vehicles entering a parking garage. The counter output switches on when the accumulated value meets the preset.
You may benefited by this slideshow as knowing about the short overview about Synchronous Counters and it's applications. I trying to describe about the topic my simple and easy way. Feel free to ask me any question about this topic. I'll try to help you by my best.
This document discusses ripple counters, which are asynchronous counters composed of multiple flip-flops connected in a chain so that the output of each flip-flop triggers the next. It describes how ripple counters can count up or down by complementing outputs or inputs. Control logic gates allow a counter to count up or down based on a command. Objectives cover identifying a basic up-counter, modifying it to count down, and adding control logic for up/down counting.
Synchronous down counter with full description.
All the flip-flop are clocked simultaneously.
Synchronous counters can operate at much higher frequencies than asynchronous counters.
As clock is simultaneously given to all flip-flops there is no problem of propagation delay. Hence they are high speed counters and are preferred when number of flip-flops increase's in the given design.
In this counter will counter
Registers are groups of flip-flops that store binary data. Shift registers can transfer data in serial or parallel formats. There are four basic modes of shift registers: serial-in serial-out, serial-in parallel-out, parallel-in serial-out, and parallel-in parallel-out. Counters are circuits made of flip-flops that count clock pulses and can be asynchronous, synchronous, decade, up/down, or cascaded to achieve different counts.
A ring counter is a type of shift register where the output of the last flip-flop is connected back to the input of the first flip-flop, creating a circular shift of bits. When a clock signal is applied, the single '1' bit circulates from one stage to the next in a continuous loop. Ring counters are commonly used as frequency dividers and to generate quadrature signals with multiple phases. Their applications include data counting, pattern detection, and producing square waves for timing signals.
The document discusses counters and time delays in microprocessors. It defines counters as circuits used to keep track of events and time delays as important for setting timing between events. It then provides details on designing counters and time delays using registers, loops, and instructions. It discusses different techniques for creating longer time delays using register pairs, nested loops, and inserting dummy instructions. Example programs are given to count hexadecimal numbers and generate pulse waveforms with delays. Common errors in programming counters and delays are also outlined.
This document discusses programmable logic controller (PLC) counter functions. It begins with objectives of describing PLC counter functions, listing major counting functions, and applying counters and timers to process control. It then introduces PLC counters and their programming formats. The document focuses on up counters (CTU) and down counters (CTD), providing examples and explanations of how they work. It describes counter status bits and how they function. Finally, it provides examples of counter applications, including straight counting, timing a process after reaching a count, and delayed start of counting.
There are three types of counter function blocks used in PLC programming: 1) Up counters that count each event and set the output when reaching the limit, 2) Down counters that count down from a limit to zero and set the output, and 3) Up-down counters that can count in both directions and set two outputs depending on reaching the limits. Each type has inputs to count, reset, and load the counter value and an output triggered at the limit. Exercises are provided to write LAD programs demonstrating each counter type.
The document discusses various 4-bit synchronous counters from MSI, including the 74LS163 counter. The 74LS163 is a 4-bit binary synchronous counter that is edge-triggered, synchronously presettable, and cascadable. It counts in modulo-16 and provides a carry output when the count reaches 15. The document also discusses using counters in various configurations such as cascading counters, decoding counter states, and creating up/down counters.
A modulus-n counter is a sequential logic device that counts through a predetermined sequence of states when triggered by a clock signal. The number of states it cycles through before returning to the initial state is called its modulus. For example, a 2-bit counter with states 00, 01, 10, 11 has a modulus of 4. The maximum modulus of an n-bit counter is 2^n. Modulus counters are used in applications like frequency counters, digital clocks, time measurement, and more.
Basics covering analog signals, PLC analog input modules, transducers/transmitters and the wiring of input transducers/transmitters to the PLC analog input module. Single ended and differential wiring are also discussed.
This presentation is all about counters, focusing on synchronous and asynchronous counters. The unique feature is the incorporation of the circuit images generated from MULTISIM software imparting practical knowledge to the users.
The document describes various arithmetic instructions for Allen-Bradley, Siemens, and ControlLogix PLCs. It defines instructions like ADD, SUB, MUL, and DIV and explains how they perform basic arithmetic operations by taking values from source operands and storing the result in a destination operand. The document also discusses arithmetic status bits that provide information about the result of the last instruction executed.
This document discusses Allen Bradley counters, including mechanical counters, electronic counters, and programmable logic controller (PLC) counters. It describes the common applications of counters, how they work, and the memory structure of counters in Allen Bradley PLCs. Specifically, it explains the memory words that make up counters, including the status bits stored in word 0 that indicate states like underflow, overflow, and whether the counter has reached its preset value.
Registers are memory elements that store binary words. Counters are registers that count clock pulses. There are different types of registers like buffer registers, shift registers, and controlled shift registers. Ripple counters count clock pulses using JK flip flops but have propagation delays. Synchronous counters clock all flip flops simultaneously, eliminating propagation delays. Ring counters sequentially activate devices by having only one high bit in the stored word.
Counters:
Introduction, Asynchronous counter, Terms related to counters, IC-7493 (4-bit binary counter), Synchronous counter, Bushing, Type T-Design, Type JK Design, Presettable counter, IC-7490, IC 7492, Synchronous counter ICs, Analysis of counter circuits
DELD Unit IV ring and twisted ring counterKanchanPatil34
A 4 bit bidirectional shift register allows data to be shifted either left or right based on the control signal level. When the control signal is high, gates G1-G4 are enabled and data shifts right as each flip flop's output is passed to the next flip flop's input. When low, gates G5-G7 are enabled and data shifts left by each flip flop passing its output to the previous flip flop's input.
Basic arithmetic instructions with a focus on AB ControlLogix. Siemens and AB Creative Components Workbench are mentioned as IEC 61131-3 standard instructions
1. Counters are commonly used to keep track of items passing a point and the number of times an action occurs. Electronic counters can count up, down, or both depending on external inputs like sensors or switches.
2. PLC counters use instructions to define the type of counter, preset value, and counting sequence. An up-counter increments each time its rung is energized until the accumulated value meets or exceeds the preset. A down-counter decrements each time its rung is energized.
3. Common applications include tracking items on a production line or vehicles entering a parking garage. The counter output switches on when the accumulated value meets the preset.
You may benefited by this slideshow as knowing about the short overview about Synchronous Counters and it's applications. I trying to describe about the topic my simple and easy way. Feel free to ask me any question about this topic. I'll try to help you by my best.
This document discusses ripple counters, which are asynchronous counters composed of multiple flip-flops connected in a chain so that the output of each flip-flop triggers the next. It describes how ripple counters can count up or down by complementing outputs or inputs. Control logic gates allow a counter to count up or down based on a command. Objectives cover identifying a basic up-counter, modifying it to count down, and adding control logic for up/down counting.
Synchronous down counter with full description.
All the flip-flop are clocked simultaneously.
Synchronous counters can operate at much higher frequencies than asynchronous counters.
As clock is simultaneously given to all flip-flops there is no problem of propagation delay. Hence they are high speed counters and are preferred when number of flip-flops increase's in the given design.
In this counter will counter
Registers are groups of flip-flops that store binary data. Shift registers can transfer data in serial or parallel formats. There are four basic modes of shift registers: serial-in serial-out, serial-in parallel-out, parallel-in serial-out, and parallel-in parallel-out. Counters are circuits made of flip-flops that count clock pulses and can be asynchronous, synchronous, decade, up/down, or cascaded to achieve different counts.
A ring counter is a type of shift register where the output of the last flip-flop is connected back to the input of the first flip-flop, creating a circular shift of bits. When a clock signal is applied, the single '1' bit circulates from one stage to the next in a continuous loop. Ring counters are commonly used as frequency dividers and to generate quadrature signals with multiple phases. Their applications include data counting, pattern detection, and producing square waves for timing signals.
The document discusses counters and time delays in microprocessors. It defines counters as circuits used to keep track of events and time delays as important for setting timing between events. It then provides details on designing counters and time delays using registers, loops, and instructions. It discusses different techniques for creating longer time delays using register pairs, nested loops, and inserting dummy instructions. Example programs are given to count hexadecimal numbers and generate pulse waveforms with delays. Common errors in programming counters and delays are also outlined.
This document discusses programmable logic controller (PLC) counter functions. It begins with objectives of describing PLC counter functions, listing major counting functions, and applying counters and timers to process control. It then introduces PLC counters and their programming formats. The document focuses on up counters (CTU) and down counters (CTD), providing examples and explanations of how they work. It describes counter status bits and how they function. Finally, it provides examples of counter applications, including straight counting, timing a process after reaching a count, and delayed start of counting.
There are three types of counter function blocks used in PLC programming: 1) Up counters that count each event and set the output when reaching the limit, 2) Down counters that count down from a limit to zero and set the output, and 3) Up-down counters that can count in both directions and set two outputs depending on reaching the limits. Each type has inputs to count, reset, and load the counter value and an output triggered at the limit. Exercises are provided to write LAD programs demonstrating each counter type.
Computer arithmetic deals with efficient implementation of numeric operations like addition, subtraction, multiplication, and division in hardware. It includes representing numbers, designing circuits for operations, and balancing accuracy, speed, power usage, and other factors. Applications include general purpose processors, graphics cards, signal processing systems, and more. Common algorithms discussed are signed magnitude representation and operations, Booth multiplication, array multiplication, floating point representation and operations.
Computer arithmetics (computer organisation & arithmetics) pptSuryaKumarSahani
This is a presentation of explanation of various computer arithmetic including Binary addition, subtraction, multiplication and division. Also Floating point addition, subtraction, multiplication, and division operations.
This document discusses registers, which are sequential logic circuits that can store multiple bits of data. Registers are built from multiple flip-flops connected in parallel and are used to store data in processors and other digital circuits. The document explains basic register operation, including parallel loading of data and shifting of data. It also discusses different types of shift registers and applications of registers such as serial data transfer.
The document discusses registers, which are sequential circuits that can store multiple bits of data using multiple flip-flops. Registers are useful for storing data temporarily in processors and building larger sequential circuits. The document describes basic registers, shift registers that can shift data in or out, and how registers are used to convert between serial and parallel data transmission. Registers are faster than memory but also more limited in storage, so processors use hierarchies of caches and memory in addition to registers.
A ladder diagram is a graphical programming language used to program PLCs. It represents program statements as rungs with inputs on the left and outputs on the right. The PLC reads input states and determines output states by evaluating the rungs from top to bottom. Common instructions include examining input states, sensing input transitions, energizing/de-energizing outputs, basic logic functions, timers to time intervals, and counters to count events. The reset instruction can reset timers and counters.
Logic and Distributed Control Systems (PLC timer and counter).pptxDrAyyarKandasamy
This document discusses timers and counters in PLC ladder programming. There are three basic types of timers: on-delay timers, off-delay timers, and pulse timers. On-delay timers turn on their output after a preset time interval after their input turns on. Off-delay timers turn off their output after a preset time interval after their input turns off. Pulse timers turn on their output for the preset time interval when their input turns on. Counters keep track of events and include up counters, down counters, and up-down counters. Up counters increment their value on each positive input edge until a preset value is reached. Down counters decrement their value on each positive input edge until reaching zero.
1. The document discusses different types of registers, counters, and shift registers including their components, functions, and loading/shifting processes.
2. It also covers synchronous and asynchronous counters as well as ring and Johnson counters.
3. Finally, it discusses integrated circuits and different digital logic families including TTL, ECL, MOS, CMOS, and I2L.
This document summarizes a presentation about digital counters. It discusses different types of counters including asynchronous and synchronous counters. Asynchronous counters have the clock pulse applied to the first flip-flop, while successive flip-flops are triggered by the output of the previous one, resulting in cumulative settling time. Synchronous counters have all flip-flop clock inputs connected together and triggered simultaneously by input pulses. The document provides truth tables and examples of asynchronous and synchronous counter circuit designs using JK flip-flops. It concludes with a thank you for the presentation.
This document discusses various types of registers and counters used in combinational logic design. It describes parallel and serial registers, shift registers, and different methods for implementing counters including asynchronous ripple counters and synchronous counters. Specific examples are provided of 4-bit registers with parallel load and clear functionality. Modulo counters are also described that use binary counters with clear or parallel load to reset the count at the terminal value.
This document summarizes a student project on digital logic counters. It introduces counters and classifies them as either asynchronous or synchronous. Asynchronous counters use a ripple effect where each subsequent flip-flop is clocked by the previous one's output, while synchronous counters use a single global clock. It then discusses decade counters specifically, which count from 0 to 9 and reset, and provides the circuit diagram for a decade counter that uses NAND gates to clear the counter when the binary state reaches 10.
The document discusses the basic components and organization of a computer's instruction code and control unit.
1. An instruction code contains an operation code that defines the computer operation to perform, such as add or subtract, and operands that specify the data.
2. A computer's control unit decodes the instruction code and generates timing signals to control the execution of each instruction. It uses a sequence counter, decoders, and control logic gates.
3. The control unit increments the sequence counter on each clock cycle to produce the timing signals, or resets it based on the decoder outputs to control the execution sequence.
Timers and counters in a PLC are made up of three 16-bit words for the preset value, accumulated value, and status bits. Timers include on-delay, off-delay, and retentive timers, while counters include up and down counters. The various timer and counter instructions are used to control the timers and counters.
Converting Capacitance Into Controller CountsFieldscale
There are several capacitive touch controller groups that utilize different acquisition and measurement techniques.
Most famous techniques are Charge Transfer, E-field Sensing, Relaxation Oscillator, Capacitance-to-Digital Conversion (CDC), Dual-Ramp and Sigma-Delta Modulator.
In most cases, the controller obtains a sample from the touch sensor, which is translated into raw data, called Counts.
Counts usually have a direct relation to the Capacitance of the touch sensor.
This document discusses generics and packages in VHDL. Generics are used to pass parameters into VHDL designs and allow modeling of parameterized designs. Packages allow sharing of common declarations across designs and provide a mechanism to encapsulate functions and types. The document provides examples of using generics to model designs with variable port sizes and a package example with a function declaration and body that is used in another design.
FREQUENCY COUNTERS AND TIME-INTERVAL MEASUREMENTS.pdfssuser72979d
This document discusses frequency counters and time-interval measurements. It begins by explaining how frequency counters operate by gating an input frequency signal into a counter for a precise time period, such as 1 second, to directly measure the average frequency in Hertz. The core of most frequency counters is a cascade of binary coded decimal counters interfaced with a seven-segment display. Frequency counters revolutionized precise frequency measurement by replacing older analog techniques with digital logic and fast counting.
This document provides information about the 8253 Programmable Interval Timer (PIC). It begins by explaining the data bus buffer of the 8253, which is an 8-bit bidirectional buffer that interfaces the timer to the system data bus. It then describes the read/write logic, chip select line, and address lines of the 8253. The document goes on to explain the control word register, counters, modes of operation, and internal architecture of the timers. It provides details about the clock, gate, and output pins associated with each timer.
This document describes the design of a 0-9 binary coded decimal (BCD) counter circuit. It uses a 74LS90 BCD counter integrated circuit to generate the BCD codes from 0 to 9, and a 74LS47 7-segment display driver to decode and display the codes on a 7-segment display. The circuit was designed, breadboarded, and simulated in Digital Works to verify its functioning, counting from 0-9 each time a push button switch is pressed before resetting. Cascading multiple BCD counters can extend the counting range to larger numbers.
A linear function is an equation that graphs as a straight line, with the general form of y = mx + b, where m is the slope and b is the y-intercept. A linear equation can be offset by changing the b term, which shifts the line up or down but does not change its slope. The slope of the line can be changed by multiplying the x term by a different value for m. Graphing linear equations with different slopes and offsets demonstrates how varying the terms affects the resulting line.
Comparison instructions, AB, Siemens and AB CCWJohn Todora
Presentation on the operation of the AB ControlLogix comparison instructions. Included is the basics of the Siemens S7-1200 comparison instructions and the AB Creative Components Workbench (CCW) comparison instdructions.
This document provides information about cascade control systems. It begins with equations for calculating vessel level using differential pressure. It then describes a basic level control loop. It explains a cascade level/flow control loop, where the level controller output sets the setpoint for a flow controller in a secondary loop. A block diagram shows the basic configuration of a cascade control system with a master controller for the primary variable (level) and a slave controller for the secondary variable (flow). It includes a diagram of an example system with tanks, pumps, and a chiller using cascade control to maintain both tank level and chiller flow.
Subroutines are groups of program code that perform specific tasks and can be called from the main routine or other subroutines. They make programs more manageable by breaking them up into smaller tasks. The JSR instruction calls a subroutine, the SBR marks the start of a subroutine, and the RET returns from a subroutine. Parameters can be passed between routines but are not covered in this course. Subroutines improve readability and maintainability and can be reused in other programs.
Basic Data Manipulation (MOV and MVM) instructions with a focus on AB ControlLogix. Siemens and AB Creative Components Workbench are mentioned as IEC 61131-3 standard instructions
Cascade control involves a control loop within a control loop. It uses a secondary feedback loop to monitor a process variable that affects the primary process variable being controlled. This helps the primary controller respond to disturbances more quickly before they impact the primary process variable. Examples given include using air temperature to control room temperature more quickly, and using feed flow rate to control liquid level in a tank before pressure changes affect the level.
The document provides information on various types of input and output devices used in industrial control systems. It discusses binary, digital and analog I/O devices and provides examples. It also describes different types of mechanical switches, sensors, and solid state devices like diodes, transistors, SCRs and triacs. Additionally, it summarizes different photoelectric sensing techniques such as opposed, retroreflective, and proximity modes as well as concepts like effective beam, ambient light receivers and modulated light sources.
This document provides an overview of programmable logic controllers (PLCs) and programmable automation controllers (PACs). It defines PLCs, PACs, and PC-based control systems. The advantages of PLC/PAC control systems are described, including increased reliability, flexibility, lower costs, communications capabilities, faster response time, and easier troubleshooting compared to electromechanical relay-based control. The document discusses PLC/PAC programming languages like relay ladder logic and the modular hardware components of PLC/PAC systems, including the rack/backplane, power supply, processor, I/O modules, and communications connections.
Loop diagrams are schematic representations of instrumentation and control circuits used in process control systems. They show all electrical, pneumatic and physical connections for a loop including signal, power and utility connections. Key elements shown are field devices, control panels, junction boxes and terminal identification. Instrument action (direct or reverse) and energy supplies such as air, power and hydraulic are also identified. Guidelines specify that one loop should be depicted per drawing and that standard symbols are used to represent components and connections.
Chapter 06 - Instrumentation Control Systems Documentation by Frederick A. and Clifford A. Meier. An ISA Publication. This is Rev. 02. It is my own personal opinion that the A. Meier textbook does a horrible job with the Binary Logic Systems and I have therefore supplemented the chapter with other information.
This document discusses specification forms used for instrumentation. It explains that specification forms provide important details about instruments, including signal type, measured fluid, pressure/temperature requirements, and area classification. Standard forms from ANSI/ISA-20-1981 are often modified with additional or omitted fields. Filling out the forms requires process, code, and product knowledge. The document also discusses classified production areas and intrinsic safety.
This document introduces some key terms related to instrumentation and control systems documentation, including instruments, instrumentation, process control, and systems. It discusses the importance of documentation standards from the International Society of Automation (ISA) and explains that piping and instrumentation diagrams (PIDs) are used by various engineering and technical roles to understand equipment, trace flow, conceptualize processes, communicate information, and help control processes. The document also outlines different types of industrial processes and highlights some of the sections contained in instrumentation documentation standards.
The document provides an overview of Piping and Instrumentation Diagrams (P&IDs) including their purpose, components, and standard symbols. It discusses that P&IDs are schematic diagrams that define process equipment and instrumentation using standardized symbols. While there is no single universal standard, the ISA 5.1 standard governs common symbols. P&IDs provide key information to support equipment specification and installation through lists generated from the diagrams. Control loops and instrumentation tags are also standardized.
The document discusses the Copy File (COP) and File Fill (FLL) instructions in Allen-Bradley PLCs and SLC500 controllers. The COP instruction copies data from a source location to a destination location, specifying the source, destination, and length. The FLL instruction fills a destination location with a source value, also specifying the source, destination, and length. Both instructions can copy/fill arrays and structures like timers but require care when filling status-containing structures. An example application uses COP and FLL to copy and configure a thermocouple module's input/output channels.
This document from Northampton Community College provides an overview of control systems basics. It defines key terms like control, controller, open loop and closed loop systems. It explains the main components of a control system including sensors, actuators and feedback. It also discusses different types of controllers, control classifications and factors that can affect control systems like disturbances. The document aims to introduce students to the fundamental concepts and components of industrial control systems.
This document provides an overview of industrial automation systems. It defines automated systems as collections of devices working together to accomplish tasks or produce products. Automated systems examples provided include automobiles, which use sensors and computers to control engine operation and other functions, and home security systems, which sound alarms when doors or windows are opened. The document also describes the basic components of industrial automated systems, including production devices, support equipment, controllers, and feedback sensors. It provides details on robotic systems commonly used for repetitive tasks like moving, positioning, and assembling parts. The three main types of industrial robots are pneumatic, hydraulic, and electric. The document includes links to videos demonstrating incredibly fast robots.
How to Build a Module in Odoo 17 Using the Scaffold MethodCeline George
Odoo provides an option for creating a module by using a single line command. By using this command the user can make a whole structure of a module. It is very easy for a beginner to make a module. There is no need to make each file manually. This slide will show how to create a module using the scaffold method.
How to Setup Warehouse & Location in Odoo 17 InventoryCeline George
In this slide, we'll explore how to set up warehouses and locations in Odoo 17 Inventory. This will help us manage our stock effectively, track inventory levels, and streamline warehouse operations.
বাংলাদেশের অর্থনৈতিক সমীক্ষা ২০২৪ [Bangladesh Economic Review 2024 Bangla.pdf] কম্পিউটার , ট্যাব ও স্মার্ট ফোন ভার্সন সহ সম্পূর্ণ বাংলা ই-বুক বা pdf বই " সুচিপত্র ...বুকমার্ক মেনু 🔖 ও হাইপার লিংক মেনু 📝👆 যুক্ত ..
আমাদের সবার জন্য খুব খুব গুরুত্বপূর্ণ একটি বই ..বিসিএস, ব্যাংক, ইউনিভার্সিটি ভর্তি ও যে কোন প্রতিযোগিতা মূলক পরীক্ষার জন্য এর খুব ইম্পরট্যান্ট একটি বিষয় ...তাছাড়া বাংলাদেশের সাম্প্রতিক যে কোন ডাটা বা তথ্য এই বইতে পাবেন ...
তাই একজন নাগরিক হিসাবে এই তথ্য গুলো আপনার জানা প্রয়োজন ...।
বিসিএস ও ব্যাংক এর লিখিত পরীক্ষা ...+এছাড়া মাধ্যমিক ও উচ্চমাধ্যমিকের স্টুডেন্টদের জন্য অনেক কাজে আসবে ...
Strategies for Effective Upskilling is a presentation by Chinwendu Peace in a Your Skill Boost Masterclass organisation by the Excellence Foundation for South Sudan on 08th and 09th June 2024 from 1 PM to 3 PM on each day.
This presentation was provided by Steph Pollock of The American Psychological Association’s Journals Program, and Damita Snow, of The American Society of Civil Engineers (ASCE), for the initial session of NISO's 2024 Training Series "DEIA in the Scholarly Landscape." Session One: 'Setting Expectations: a DEIA Primer,' was held June 6, 2024.
हिंदी वर्णमाला पीपीटी, hindi alphabet PPT presentation, hindi varnamala PPT, Hindi Varnamala pdf, हिंदी स्वर, हिंदी व्यंजन, sikhiye hindi varnmala, dr. mulla adam ali, hindi language and literature, hindi alphabet with drawing, hindi alphabet pdf, hindi varnamala for childrens, hindi language, hindi varnamala practice for kids, https://www.drmullaadamali.com
ISO/IEC 27001, ISO/IEC 42001, and GDPR: Best Practices for Implementation and...PECB
Denis is a dynamic and results-driven Chief Information Officer (CIO) with a distinguished career spanning information systems analysis and technical project management. With a proven track record of spearheading the design and delivery of cutting-edge Information Management solutions, he has consistently elevated business operations, streamlined reporting functions, and maximized process efficiency.
Certified as an ISO/IEC 27001: Information Security Management Systems (ISMS) Lead Implementer, Data Protection Officer, and Cyber Risks Analyst, Denis brings a heightened focus on data security, privacy, and cyber resilience to every endeavor.
His expertise extends across a diverse spectrum of reporting, database, and web development applications, underpinned by an exceptional grasp of data storage and virtualization technologies. His proficiency in application testing, database administration, and data cleansing ensures seamless execution of complex projects.
What sets Denis apart is his comprehensive understanding of Business and Systems Analysis technologies, honed through involvement in all phases of the Software Development Lifecycle (SDLC). From meticulous requirements gathering to precise analysis, innovative design, rigorous development, thorough testing, and successful implementation, he has consistently delivered exceptional results.
Throughout his career, he has taken on multifaceted roles, from leading technical project management teams to owning solutions that drive operational excellence. His conscientious and proactive approach is unwavering, whether he is working independently or collaboratively within a team. His ability to connect with colleagues on a personal level underscores his commitment to fostering a harmonious and productive workplace environment.
Date: May 29, 2024
Tags: Information Security, ISO/IEC 27001, ISO/IEC 42001, Artificial Intelligence, GDPR
-------------------------------------------------------------------------------
Find out more about ISO training and certification services
Training: ISO/IEC 27001 Information Security Management System - EN | PECB
ISO/IEC 42001 Artificial Intelligence Management System - EN | PECB
General Data Protection Regulation (GDPR) - Training Courses - EN | PECB
Webinars: https://pecb.com/webinars
Article: https://pecb.com/article
-------------------------------------------------------------------------------
For more information about PECB:
Website: https://pecb.com/
LinkedIn: https://www.linkedin.com/company/pecb/
Facebook: https://www.facebook.com/PECBInternational/
Slideshare: http://www.slideshare.net/PECBCERTIFICATION
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...Dr. Vinod Kumar Kanvaria
Exploiting Artificial Intelligence for Empowering Researchers and Faculty,
International FDP on Fundamentals of Research in Social Sciences
at Integral University, Lucknow, 06.06.2024
By Dr. Vinod Kumar Kanvaria
2. Counters
Common applications of counters include
keeping track of the number of items moving
past a given point, or determining the number of
times a given action occurs.
A preset counter can
control an external circuit
when it’s counted total
matches the user-entered
preset limits.
3. Mechanical Counters
Programmed counters
can serve the same
functions as mechanical
counters
Every time the actuating
lever is moved or rotated,
the counter adds one or
subtracts one number.
The actuating lever then
returns automatically to
its original position.
Resetting the counter to
zero is usually done with
a pushbutton located on
the unit.
4. Electronic Counters
Electronic counters can count up, count
down, or be combined to count up and
down. They are dependent on external
sources such as parts traveling past a
sensor or actuating a limit switch for
counting.
PLC/PAC counters function in a very
similar manner.
5. PLC/PAC Counters
PLC/PAC counters are usually ‘retentive’.
Whatever count was contained in the counter
at the time of a processor shutdown will be
restored to the counter on power-up.
A counter(s) can be reset on power-up if
the reset condition is activated at the time
of power restoration; the first scan.
PLC/PAC counters can be designed to
count up to a preset value or to count
down to a preset value.
6. Counter Instructions –
Ladder Programming
Allen Bradley ControlLogix has two instructions
available:
CTU – Count UP
CTD – Count DOWN
Allen Bradley CCW has three counter instructions
available: (IEC 61131-3)
CTU – Count UP
CTD – Count DOWN
CTUD – Count UP-DOWN
Siemens has three counter instruction available:
(IEC 61131-3)
CTU – Count UP
CTD – Count DOWN
CTUD – Count UP-DOWN
7. ControlLogix CTU
Counter tag name:
Ex. cartonCount
Preset – Number of items or
events to count before an
output occurs
Accumulator – The
current number of
counts on the counter
ControlLogix CTU counter has three parameters.
8. ControlLogix Counter
Parameters
Counter
The tag name of the counter. Example:
cartonCount. The tag is created as a Counter
Data Type.
Preset Value (PRE)
The Preset value is the number of counts that
should occur before the counting event is done.
The valid range is:
-2,147,483,648 to 2,147,483,647
Accumulator Value (ACC)
Stores the current count value of the counter. The
value range is the same as the preset parameter.
9. ControlLogix Counter
Memory
Counters use a counter data type called a
Structure. Structures are data types that
consist of more than one word.
The Counter structure consists of three,
32-bit words where:
Word 0 of the structure stores the Status bits
of the counter.
Word 1 of the structure stores the Preset
value.
Word 2 of the structure stores the
Accumulator value.
10. ControlLogix Counter
Memory
There are five counter status bits:
CU – Count UP (CTU only)
CD – Count DOWN (CTD only)
DN – Done (CTU & CTD)
OV – Overflow (CTU only)
UN – Underflow (CTD only)
Structure
members
The plus (+) sign is
used to drill into the
structure. The minus
(-) is used to collapse
a structure
Data types of the
members of the
structure.
11. Counter Status Bits
Count UP (CU) (CTU only)
Sets to a logic ‘1’ when the rung containing the
Count UP (CTU) counter is true, otherwise it is a
logic ‘0’.
Count DOWN (CD) (CTD only)
Sets to a logic ‘1’ when the rung containing the
Count DOWN (CTD) counter is true, otherwise it
is a logic ‘0’.
Done (DN)
Sets to a logic ‘1’ when the Accumulator value is
greater than or equal to the preset value
(ACC PRE), other wise it is a logic ‘0’.
12. Counter Status Bits
Overflow (OV) (CTU only)
Used with the Count UP (CTU) counter. If the
accumulator has reached a maximum positive
value of +2,147,483,647 and the counter is
incremented up again, the accumulator will wrap
around to -2,147,483,648. When this wrap around
occurs, the Overflow (OV) bit will set to a logic ‘1’.
If the Done (DN) bit is set to a ‘1’ and the counter
overflows, the Done (DN) bit will remain a ‘1’,
even if the accumulator is less than the preset
(ACC < PRE). The counter must be reset with the
RES instruction to reset the Overflow (OV) bit to a
logic ‘0’ and to clear the Done (DN) bit.
13. Counter Status Bits
Underflow (UN) (CTD only)
Used with the Count DOWN (CTD) counter. If the
accumulator has reached a minimum negative
value of -2,147,483,648 and the counter is
decremented down again, the accumulator will
wrap around to +2,147,483,647. When this wrap
around occurs, the Underflow (UN) bit will set to a
logic ‘1’. If the Done (DN) bit is set to a ‘1’ and the
counter underflows, the Done (DN) bit will remain
a ‘1’, even if the accumulator is less than the
preset (ACC < PRE). The counter must be reset
with the RES instruction to reset the underflow
(UN) bit to a logic ‘0’ and to clear the Done (DN)
bit.
14. CTU Functionality
Count UP counters count false to
true rung transitions. Each false to
true transition generates one count
on the CTU counter.
When the rung is true, the Count
UP (CU) bit is set to a ‘1’. When
the rung is false, the Count UP
(CU) is reset to a ‘0’.
When the ACC PRE, the Done
(DN) bit is set to a ‘1’. An RES
instruction is required to reset the
accumulator to zero.
Rung CU OV DN ACC
0 0 1
0 0 2
0 0 500
0 1 1000
0 1 1050
0 1 Max+
1 1 Min-
15. Accessing Counter Data
The ‘dot’ notation is used to access the data
of a counter structure.
To access the status bits of the cartonCount:
The Done (DN) bit would be the, counter tag,
‘dot’, the bit designator
cartonCount.DN
The other status bits are accessed in a
similar manner:
cartonCount.CU for the Counter Count UP Bit
cartonCount.OV for the Counter Overflow Bit
16. Accessing Counter Data
The ‘dot’ notation is used to access the data
of a counter structure.
To access the value of the preset or the
accumulator words:
cartonCount.PRE for the Preset value
cartonCount.ACC for the Accumulator value
All words can also be referenced to bit level,
therefore:
cartonCount.ACC.5 would be bit 5 of the
Accumulator word of the cartonCount counter.
cartonCount.PRE.12 would be bit 12 of the
Preset word of the cartonCount counter.
18. ControlLogix CTD
ControlLogix CTD counter has three
parameters.
Counter tag name:
Ex. bottleExiting
Preset – Number of events to
count before an output occurs
Accumulator – The
current number of
counts on the counter
19. ControlLogix Counter
Parameters
Counter
The tag name of the counter. Example:
bottleExiting. The tag is created as a Counter
Data Type.
Preset Value (PRE)
The Preset value is the number of counts that
should occur before the counting event is done.
The valid range is:
-2,147,483,648 to 2,147,483,647
Accumulator Value (ACC)
Stores the current count value of the counter. The
value range is the same as the preset parameter.
20. ControlLogix Counter
Memory
Counters use a counter data type called a
Structure. Structures are data types that
consist of more than one word.
The Counter structure consists of three,
32-bit words where:
Word 0 of the structure stores the Status bits
of the counter.
Word 1 of the structure stores the Preset
value.
Word 2 of the structure stores the
Accumulator value.
21. ControlLogix Counter
Memory
There are five counter status bits:
CU – Count UP (CTU only)
CD – Count DOWN (CTD only)
DN – Done (CTU & CTD)
OV – Overflow (CTU only)
UN – Underflow (CTD only)
Structure
members
The plus (+) sign is
used to drill into the
structure. The minus
(-) is used to collapse
a structure
Data types of the
members of the
structure.
22. Counter Status Bits
Count UP (CU) (CTU only)
Sets to a logic ‘1’ when the rung containing the
Count UP (CTU) counter is true, otherwise it is a
logic ‘0’.
Count DOWN (CD) (CTD only)
Sets to a logic ‘1’ when the rung containing the
Count DOWN (CTD) counter is true, otherwise it
is a logic ‘0’.
Done (DN)
Sets to a logic ‘1’ when the Accumulator value is
greater than or equal to the preset value
(ACC PRE), other wise it is a logic ‘0’.
23. Counter Status Bits
Overflow (OV) (CTU only)
Used with the Count UP (CTU) counter. If the
accumulator has reached a maximum positive
value of +2,147,483,647 and the counter is
incremented up again, the accumulator will wrap
around to -2,147,483,648. When this wrap around
occurs, the Overflow (OV) bit will set to a logic ‘1’.
If the Done (DN) bit is set to a ‘1’ and the counter
overflows, the Done (DN) bit will remain a ‘1’,
even if the accumulator is less than the preset
(ACC < PRE). The counter must be reset with the
RES instruction to reset the Overflow (OV) bit to a
logic ‘0’ and to clear the Done (DN) bit.
24. Counter Status Bits
Underflow (UN) (CTD only)
Used with the Count DOWN (CTD) counter. If the
accumulator has reached a minimum negative
value of -2,147,483,648 and the counter is
decremented down again, the accumulator will
wrap around to +2,147,483,647. When this wrap
around occurs, the Underflow (UN) bit will set to a
logic ‘1’. If the Done (DN) bit is set to a ‘1’ and the
counter underflows, the Done (DN) bit will remain
a ‘1’, even if the accumulator is less than the
preset (ACC < PRE). The counter must be reset
with the RES instruction to reset the underflow
(UN) bit to a logic ‘0’ and to clear the Done (DN)
bit.
25. CTD Status Bit
Functionality
Count DOWN counters count false to
true rung transitions. Each false to true
decrements one count on the CTD
counter.
When the rung is true, the Count
DOWN (CD) bit is set to a ‘1’. When the
rung is false, the Count DOWN (CD) is
reset to a ‘0’.
When the ACC PRE, the Done (DN)
bit is set to a ‘1’. An RES instruction is
required to reset the accumulator to
zero.
Rung CD UN DN ACC
0 1 -1
0 1 -36
0 1 -50
0 0 -51
0 0 -53
0 0 Min -
1 0 Max +
26. Accessing Counter Data
The ‘dot’ notation is used to access the data
of a counter structure.
To access the status bits of the bottleExiting:
The Done (DN) bit would be the counter tag, ‘dot’,
the bit designator
bottleExiting.DN
The other status bits are accessed in a
similar manner:
bottleExiting.CD for the Count DOWN Bit
bottleExiting.UN for the Underflow Bit
27. Accessing Counter Data
The ‘dot’ notation is used to access the data
of a counter structure.
To access the value of the preset or the
accumulator words:
bottleExiting.PRE for the Preset value
bottleExiting.ACC for the Accumulator value
All words can also be referenced to bit level,
therefore:
bottleExiting.ACC.5 would be bit 5 of the
Accumulator word of the bottleExiting counter.
bottleExiting.PRE.12 would be bit 12 of the
Preset word of the bottleExiting counter.
30. Parts Counting
Counter totalNumOfParts
counts the total number of
parts coming off an assembly
line for final packaging.
Each package must contain
10-parts.
When 10-parts are detected,
counter numberOfParts sets bit
intBoxClosSeq to initiate the
box closing sequence.
Counter totalPackages counts
the total number of packages
filled per day.
A push button is used to restart
the total part and package
count to zero, daily.
http://www.keyence.com/img/products/series/il_ws_sr48219_device_count.gif
33. Conveyor Motor
This circuit will use a oneshot
for reset and another oneshot
to prevent the PLC from
seeing chatter from the
sensor.
Sequential task:
The VFD is used to start the
conveyor motor.
Parts pass the sensor and
increment a counter
accumulator.
After 50-counts, the conveyor
motor automatically stops and
the counter accumulator is reset.
The conveyor motor can be
stopped or started manually at
any time without loss of
accumulator counts.
http://www.keyence.com/img/products/series/il_ws_sr48219_device_count.gif
35. Alarm Monitor
The alarm is triggered by the closing of liquid level
switch LS1.
The alarm light will flash whenever the alarm
condition is triggered and has not been
acknowledged, even if the alarm condition clears
in the meantime.
The alarm is acknowledged by closing selector
switch SS1.
The alarm light will operate in the steady mode
when the alarm trigger condition exits but has
been acknowledged.
37. Parking Garage Counter
As a car enters the parking garage it triggers an up
counter and increments the accumulator by one count.
As a car leaves the parking garage it triggers a down
counter and decrements the accumulator by one count.
The up and down counters will use the same tag name.
Since the counters have the same tag name, the
accumulated value is the same for both counters.
Whenever the accumulator value is equal to the preset
value, the counter output is energized to light the “Lot
Full” sign.
39. IEC Counters
The IEC 31161-3 standard specifies three
counters:
Count UP – CTU
Count DOWN – CTD
Count UP/DOWN – CTUD
The functionality of the CTU and CTD are
basically the same as the ControlLogix
counters.
Siemens and Allen Bradley CCW use the
IEC standard counters.
40. IEC 31161-3 CTU
The IEC 31161-3 CTU has three inputs and two
outputs:
IN – Data type BOOL ≡ Count UP (CU)
R – Data type BOOL (Reset the counter)
PV – Data type DINT ≡ Preset (PRE)
Q – Data type BOOL ≡ Done Bit (DN)
CV – Data type DINT ≡ Accumulator (ACC)
Siemens counter shown
41. IEC 31161-3 CTD
The IEC 31161-3 CTD has two inputs and two
outputs:
CD – Data type BOOL ≡ Count DOWN (CD)
LD – Data type BOOL – Load (CV = PV when LD is True)
PV – Data type DINT ≡ Preset (PRE)
Q – Data type BOOL ≡ Done Bit (DN)
CV – Data type DINT ≡ Accumulator (ACC)
Siemens counter shown
42. IEC 31161-3 CTUD
The IEC 31161-3 CTD has five inputs and three
outputs:
CU – Data type BOOL ≡ Count UP (CU)
CD – Data type BOOL ≡ Count DOWN (CD)
R – Data type BOOL (Reset the counter)
LD – Data type BOOL – Load (CV = PV when LD is
True)
PV – Data type DINT ≡ Preset (PRE)
QU – Data type BOOL ≡ Overflow (OV)
True when CV PV
QD – Data type BOOL ≡ Underflow (UN)
True when CV PV
CV – Data type DINT ≡ Accumulator (ACC)
44. IEC 31161-3 Counters -
CCW
The Allen Bradley CCW software uses the same
type of counter with the same functionality.
45. IEC 31161-3 Counters -
CCW
The Allen Bradley CCW software uses the same
type of counters with the same functionality.
46. References
Dagget, R. (n.d.). 3 Options for Starting and Stopping an AC Motor. Retrieved October 28,
2016, from Bastian Solutions:
https://www.bastiansolutions.com/blog/index.php/2014/03/17/3-options-for-starting-and-
stopping-ac-motor/#.WBO20y0rLiw
Direct Industry. (n.d). Digital Up-Down Counters. Retrieved October 2016, 2016, from Direct
Industry: http://www.directindustry.com/industrial-manufacturer/digital-up-down-counter-
159777.html
Direct Industry. (n.d.). Line Seike. Retrieved October 25, 2016, from Direct Industry:
http://www.directindustry.com/prod/line-seiki/product-23163-633672.html
Find Icons. (n.d.). Reset. Retrieved October 28, 2016, from Find Icons:
http://findicons.com/search/reset
Keyence America. (n.d.). An Even Wider Range of Applications. Retrieved October 28, 2016,
from Keyence America: http://www.keyence.com/products/measure/laser-
1d/il/applications/index.jsp
Newark element14. (n.d.). Veeder Root 0166726-006 Mechanical Counter, Ratchet Drive.
Retrieved October 25, 2016, from Newark element 14: http://www.newark.com/veeder-
root/0166726-006/mechanical-counter-ratchet-drive/dp/88C9906