This document discusses FPGA implementation of synchronous and asynchronous counters and UART protocol simulation. It provides background on FPGAs, their architecture and advantages. It then discusses the implementation of synchronous and asynchronous counters on an FPGA with VHDL code. Next, it covers the UART protocol for asynchronous serial communication, including the transmitter and receiver block diagrams and state diagrams. It also discusses baud rate calculation and applications of UART including serial communication between devices.
The Universal Asynchronous Receiver/Transmitter (UART) controller is the key component of the serial communications subsystem of a computer. The UART takes bytes of data and transmits the individual bits in a sequential fashion. At the destination, a second UART re-assembles the bits into complete bytes.
Fun and Easy UART - How the UART Protocol WorksRitesh Kanjee
Learn how the UART Protocol works. A universal asynchronous receiver/transmitter is a computer hardware device for asynchronous serial communication in which the data format and transmission speeds are configurable. The electric signaling levels and methods (such as differential signaling, etc.) are handled by a driver circuit external to the UART.
The Universal Asynchronous Receiver/Transmitter (UART) controller is the key component of the serial communications subsystem of a computer. The UART takes bytes of data and transmits the individual bits in a sequential fashion. At the destination, a second UART re-assembles the bits into complete bytes.
Fun and Easy UART - How the UART Protocol WorksRitesh Kanjee
Learn how the UART Protocol works. A universal asynchronous receiver/transmitter is a computer hardware device for asynchronous serial communication in which the data format and transmission speeds are configurable. The electric signaling levels and methods (such as differential signaling, etc.) are handled by a driver circuit external to the UART.
Design and implementation of uart on socIjrdt Journal
Security is primary concern in our day-to-day life. Everyone wants to be as much as secure as possible. The UART (universal asynchronous receiver and transmitter) module provides asynchronous serial communication with external devices such as modems and other computers. The UART can be used to control the process of breaking parallel data from the PC down into serial data that can be transmitted and vice versa for receiving data. The UART allows the devices to communicate without the need to be synchronized. UART is a popular method of serial asynchronous communication. Typically, the UART is connected between a processor and a peripheral. To the processor, the UART appears as an 8-bit read-write parallel port that performs serial-to-parallel conversions for the processor, and vice versa for the peripheral. With the implementation of UART the serial communication is done in high data rate and no interrupts. Baud rate generator provides high data rate and interrupt controller handles all the interrupts. The UART serial communication interface device receives data and converts data from serial to parallel, where as the transmitter performs parallel to serial conversion.
UART – Stands for Universal Asynchronous Receiver Transmitter It is a piece of hardware that acts as a bridge between the processor and the serial communication protocol or port (RS-232). It performs parallel – to – serial data conversion at the transmitter side and serial – to – parallel data conversion at the receiver side.Asynchronous serial communication.
A serial communication can be done using fewer wires as compared to its parallel counterpart. It is a cheapest communication device with a single wire for transmitting the data and another wire for receiving. When the high-speed data transfer is not required UART is used. In a simple serial communication, 3 pins are used: TxD, RxD and GND.
At Transmission side (i.e. From Microcontoller), one can write data into UART Data Register (e.g. UART0_DR) by using software code.
These 8 bits of data from Data Register is passed to Tx FIFO Buffer. After that, the data is sent out(one at a time) from Tx Shift Register.
TxFIFO flag = 1 (Buffer full) TxFIFO flag = 0 (not full - Software can write to Data Register)
At Receiver end, there is Rx FIFO Buffer.
RxFIFO Empty flag = 1 (Buffer is empty) RxFIFO Empty flag = 0 (Buffer has data to be read)
A frame is the unit of transmission in serial communications
Start bit: To declare the start of transmission.
Data bits: 4,5,6,7, or 8 bits of useful data bits.
Parity bit : To check for transmission errors.
Stop bit: To declare end of frame
Parity bit is used to check the integrity of a frame and signal if an error occurred during transmission.
It is an extra bit added to the end of a frame.
Even parity :The number of ‘1’ symbols inside a frame must always be even.
Odd parity : The number of ‘1’ symbols inside a frame must always be odd
The configuration settings at both ends of Txd and Rxd:
Full or half-duplex operation
Data length
Start/Stop bits
Transmission speed.
EX:-198 = 11000110
Transmission speed
Common speed = 9600 bits/sec
1/9600 = 104 us.
After detecting start it will count 104us and complets start bit.
Then begins sampling the input bits after 52us with equal count of 104us between each bit untill the next stop bit with high pulse.
Advantages
Requires minimum wires
No need for clock or any other timing signal.
Parity bit ensures basic error checking.
Disadvantages
Size of the data in the frame is limited.
Can connect only two devices at a time
Speed for data transfer is less compared to parallel.
Transmitter and receiver must agree to the rules of transmission and appropriate baud rate must be selected.
if we are looking for a device to device serial communication then UART proves itself the best as it is easy to deal with and also widely used in many peripheral devices.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
A universal asynchronous receiver-transmitter is a computer hardware device for asynchronous serial communication in which the data format and transmission speeds are configurable.
Design and implementation of uart on socIjrdt Journal
Security is primary concern in our day-to-day life. Everyone wants to be as much as secure as possible. The UART (universal asynchronous receiver and transmitter) module provides asynchronous serial communication with external devices such as modems and other computers. The UART can be used to control the process of breaking parallel data from the PC down into serial data that can be transmitted and vice versa for receiving data. The UART allows the devices to communicate without the need to be synchronized. UART is a popular method of serial asynchronous communication. Typically, the UART is connected between a processor and a peripheral. To the processor, the UART appears as an 8-bit read-write parallel port that performs serial-to-parallel conversions for the processor, and vice versa for the peripheral. With the implementation of UART the serial communication is done in high data rate and no interrupts. Baud rate generator provides high data rate and interrupt controller handles all the interrupts. The UART serial communication interface device receives data and converts data from serial to parallel, where as the transmitter performs parallel to serial conversion.
UART – Stands for Universal Asynchronous Receiver Transmitter It is a piece of hardware that acts as a bridge between the processor and the serial communication protocol or port (RS-232). It performs parallel – to – serial data conversion at the transmitter side and serial – to – parallel data conversion at the receiver side.Asynchronous serial communication.
A serial communication can be done using fewer wires as compared to its parallel counterpart. It is a cheapest communication device with a single wire for transmitting the data and another wire for receiving. When the high-speed data transfer is not required UART is used. In a simple serial communication, 3 pins are used: TxD, RxD and GND.
At Transmission side (i.e. From Microcontoller), one can write data into UART Data Register (e.g. UART0_DR) by using software code.
These 8 bits of data from Data Register is passed to Tx FIFO Buffer. After that, the data is sent out(one at a time) from Tx Shift Register.
TxFIFO flag = 1 (Buffer full) TxFIFO flag = 0 (not full - Software can write to Data Register)
At Receiver end, there is Rx FIFO Buffer.
RxFIFO Empty flag = 1 (Buffer is empty) RxFIFO Empty flag = 0 (Buffer has data to be read)
A frame is the unit of transmission in serial communications
Start bit: To declare the start of transmission.
Data bits: 4,5,6,7, or 8 bits of useful data bits.
Parity bit : To check for transmission errors.
Stop bit: To declare end of frame
Parity bit is used to check the integrity of a frame and signal if an error occurred during transmission.
It is an extra bit added to the end of a frame.
Even parity :The number of ‘1’ symbols inside a frame must always be even.
Odd parity : The number of ‘1’ symbols inside a frame must always be odd
The configuration settings at both ends of Txd and Rxd:
Full or half-duplex operation
Data length
Start/Stop bits
Transmission speed.
EX:-198 = 11000110
Transmission speed
Common speed = 9600 bits/sec
1/9600 = 104 us.
After detecting start it will count 104us and complets start bit.
Then begins sampling the input bits after 52us with equal count of 104us between each bit untill the next stop bit with high pulse.
Advantages
Requires minimum wires
No need for clock or any other timing signal.
Parity bit ensures basic error checking.
Disadvantages
Size of the data in the frame is limited.
Can connect only two devices at a time
Speed for data transfer is less compared to parallel.
Transmitter and receiver must agree to the rules of transmission and appropriate baud rate must be selected.
if we are looking for a device to device serial communication then UART proves itself the best as it is easy to deal with and also widely used in many peripheral devices.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
A universal asynchronous receiver-transmitter is a computer hardware device for asynchronous serial communication in which the data format and transmission speeds are configurable.
Communication protocols (like UART, SPI, I2C) play an very important role in Micro-controlled based embedded systems development. These protocols helps the main board to communicate with different peripherals by interfacing mechanism. Here is a presentation that talks about how these protocols actually work.
Synthesis & FPGA Implementation of UART IP Soft Coreijsrd.com
this paper presents synthesis and hardware implementation of fully functional Universal Asynchronous Receiver Transmitter Intellectual Property core using XILINX SPARTAN-3 XC3S400 series FPGA. The UART soft core module consists of a transmitter along with baud rate generator and a receiver module with false start bit detection features. This has been implemented using VERILOG hardware description language and synthesized using XILINX ISE development tools. All behavioral simulation of UART module performed using MODELSIM simulator. After successful FPGA implementation transmitter and receiver module was tested by connecting FPGA board with Hyper Terminal software via RS232 interface at a data speed of 9.6 kbps.
UART Serial Communication Module Design and Simulation Based on VHDLIJERA Editor
UART (Universal Asynchronous Receiver Transmitter) is a kind of serial communication protocol; mostly used for short-distance, low speed, low-cost data exchange between computer and peripherals. During the actual industrial production, sometimes we do not need the full functionality of UART, but simply integrate its core part. UART includes three kernel modules which are the baud rate generator, receiver and transmitter. The UART implemented with VHDL language and simulated using XILINX ISE12.1 to achieve compact, stable and reliable data transmission. It’s significant for the design of SOC. The simulation results are completely consistent.
Design &Implementation of I2C Master Controller Interfaced With RAM Using VHDLIJERA Editor
In most of the applications, the physical systems require a real-time operation to interface high speed constraints. In most of the applications, the physical systems require a real-time operation to interface high speed constraints. The Inter Integrated Circuits (I2C) is a 2-wireed communication bus. Physically, it consists of 2 active wires: SDA (Serial Data), SCL (Serial Clock) and a ground connection. All I2C-bus compatible devices incorporate an on-chip interface which allows them to communicate directly with each other via the I2C-bus.
This paper focuses on the software implementation for I2C Driver and its interfacing with RAM. Specifically, this paper describes in detail an I2C Master connected to I 2C Slave using an I2C bus. The I2C protocol was given by Philips Semiconductors for faster devices to communicate with slower devices and each other without data loss. The complete module is designed in VHDL and simulated in Xilinx ISE 14.5.
This PPT explains about TV Remote Operated Domestic Appliances Control.
Edgefxkits.com has a wide range of electronic projects ideas that are primarily helpful for ECE, EEE and EIE students and the ideas can be applied for real life purposes as well.
http://www.edgefxkits.com/
Visit our page to get more ideas on popular electronic projects developed by professionals.
Edgefx provides free verified electronic projects kits around the world with abstracts, circuit diagrams, and free electronic software. We provide guidance manual for Do It Yourself Kits (DIY) with the modules at best price along with free shipping.
Similar to FPGA implementation of synchronous and asynchronous counter and simulation of UART protocol (20)
Automobile Management System Project Report.pdfKamal Acharya
The proposed project is developed to manage the automobile in the automobile dealer company. The main module in this project is login, automobile management, customer management, sales, complaints and reports. The first module is the login. The automobile showroom owner should login to the project for usage. The username and password are verified and if it is correct, next form opens. If the username and password are not correct, it shows the error message.
When a customer search for a automobile, if the automobile is available, they will be taken to a page that shows the details of the automobile including automobile name, automobile ID, quantity, price etc. “Automobile Management System” is useful for maintaining automobiles, customers effectively and hence helps for establishing good relation between customer and automobile organization. It contains various customized modules for effectively maintaining automobiles and stock information accurately and safely.
When the automobile is sold to the customer, stock will be reduced automatically. When a new purchase is made, stock will be increased automatically. While selecting automobiles for sale, the proposed software will automatically check for total number of available stock of that particular item, if the total stock of that particular item is less than 5, software will notify the user to purchase the particular item.
Also when the user tries to sale items which are not in stock, the system will prompt the user that the stock is not enough. Customers of this system can search for a automobile; can purchase a automobile easily by selecting fast. On the other hand the stock of automobiles can be maintained perfectly by the automobile shop manager overcoming the drawbacks of existing system.
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)MdTanvirMahtab2
This presentation is about the working procedure of Shahjalal Fertilizer Company Limited (SFCL). A Govt. owned Company of Bangladesh Chemical Industries Corporation under Ministry of Industries.
Quality defects in TMT Bars, Possible causes and Potential Solutions.PrashantGoswami42
Maintaining high-quality standards in the production of TMT bars is crucial for ensuring structural integrity in construction. Addressing common defects through careful monitoring, standardized processes, and advanced technology can significantly improve the quality of TMT bars. Continuous training and adherence to quality control measures will also play a pivotal role in minimizing these defects.
Democratizing Fuzzing at Scale by Abhishek Aryaabh.arya
Presented at NUS: Fuzzing and Software Security Summer School 2024
This keynote talks about the democratization of fuzzing at scale, highlighting the collaboration between open source communities, academia, and industry to advance the field of fuzzing. It delves into the history of fuzzing, the development of scalable fuzzing platforms, and the empowerment of community-driven research. The talk will further discuss recent advancements leveraging AI/ML and offer insights into the future evolution of the fuzzing landscape.
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...Amil Baba Dawood bangali
Contact with Dawood Bhai Just call on +92322-6382012 and we'll help you. We'll solve all your problems within 12 to 24 hours and with 101% guarantee and with astrology systematic. If you want to take any personal or professional advice then also you can call us on +92322-6382012 , ONLINE LOVE PROBLEM & Other all types of Daily Life Problem's.Then CALL or WHATSAPP us on +92322-6382012 and Get all these problems solutions here by Amil Baba DAWOOD BANGALI
#vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore#blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #blackmagicforlove #blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #Amilbabainuk #amilbabainspain #amilbabaindubai #Amilbabainnorway #amilbabainkrachi #amilbabainlahore #amilbabaingujranwalan #amilbabainislamabad
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdfKamal Acharya
The College Bus Management system is completely developed by Visual Basic .NET Version. The application is connect with most secured database language MS SQL Server. The application is develop by using best combination of front-end and back-end languages. The application is totally design like flat user interface. This flat user interface is more attractive user interface in 2017. The application is gives more important to the system functionality. The application is to manage the student’s details, driver’s details, bus details, bus route details, bus fees details and more. The application has only one unit for admin. The admin can manage the entire application. The admin can login into the application by using username and password of the admin. The application is develop for big and small colleges. It is more user friendly for non-computer person. Even they can easily learn how to manage the application within hours. The application is more secure by the admin. The system will give an effective output for the VB.Net and SQL Server given as input to the system. The compiled java program given as input to the system, after scanning the program will generate different reports. The application generates the report for users. The admin can view and download the report of the data. The application deliver the excel format reports. Because, excel formatted reports is very easy to understand the income and expense of the college bus. This application is mainly develop for windows operating system users. In 2017, 73% of people enterprises are using windows operating system. So the application will easily install for all the windows operating system users. The application-developed size is very low. The application consumes very low space in disk. Therefore, the user can allocate very minimum local disk space for this application.
Saudi Arabia stands as a titan in the global energy landscape, renowned for its abundant oil and gas resources. It's the largest exporter of petroleum and holds some of the world's most significant reserves. Let's delve into the top 10 oil and gas projects shaping Saudi Arabia's energy future in 2024.
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdffxintegritypublishin
Advancements in technology unveil a myriad of electrical and electronic breakthroughs geared towards efficiently harnessing limited resources to meet human energy demands. The optimization of hybrid solar PV panels and pumped hydro energy supply systems plays a pivotal role in utilizing natural resources effectively. This initiative not only benefits humanity but also fosters environmental sustainability. The study investigated the design optimization of these hybrid systems, focusing on understanding solar radiation patterns, identifying geographical influences on solar radiation, formulating a mathematical model for system optimization, and determining the optimal configuration of PV panels and pumped hydro storage. Through a comparative analysis approach and eight weeks of data collection, the study addressed key research questions related to solar radiation patterns and optimal system design. The findings highlighted regions with heightened solar radiation levels, showcasing substantial potential for power generation and emphasizing the system's efficiency. Optimizing system design significantly boosted power generation, promoted renewable energy utilization, and enhanced energy storage capacity. The study underscored the benefits of optimizing hybrid solar PV panels and pumped hydro energy supply systems for sustainable energy usage. Optimizing the design of solar PV panels and pumped hydro energy supply systems as examined across diverse climatic conditions in a developing country, not only enhances power generation but also improves the integration of renewable energy sources and boosts energy storage capacities, particularly beneficial for less economically prosperous regions. Additionally, the study provides valuable insights for advancing energy research in economically viable areas. Recommendations included conducting site-specific assessments, utilizing advanced modeling tools, implementing regular maintenance protocols, and enhancing communication among system components.
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Dr.Costas Sachpazis
Terzaghi's soil bearing capacity theory, developed by Karl Terzaghi, is a fundamental principle in geotechnical engineering used to determine the bearing capacity of shallow foundations. This theory provides a method to calculate the ultimate bearing capacity of soil, which is the maximum load per unit area that the soil can support without undergoing shear failure. The Calculation HTML Code included.
Overview of the fundamental roles in Hydropower generation and the components involved in wider Electrical Engineering.
This paper presents the design and construction of hydroelectric dams from the hydrologist’s survey of the valley before construction, all aspects and involved disciplines, fluid dynamics, structural engineering, generation and mains frequency regulation to the very transmission of power through the network in the United Kingdom.
Author: Robbie Edward Sayers
Collaborators and co editors: Charlie Sims and Connor Healey.
(C) 2024 Robbie E. Sayers
FPGA implementation of synchronous and asynchronous counter and simulation of UART protocol
1. FPGA IMPLEMENTATION OF SYNCHRONOUS
AND ASYNCHRONOUS COUNTER AND
SIMULATION OF UART PROTOCOL
BY: ASHIMA GUPTA
ECE-2
12310102811
2. FPGA
A field programmable gate array (FPGA) is a semiconductor device containing programmable logic
components and programmable interconnects. The programmable logic components can be
programmed to duplicate the functionality of basic logic gates such as AND, OR, XOR, NOT or more
complex combinational functions such as decoders or simple math functions.
CHARACTERSTICS:
• 2-D array of logic blocks and flip-flops with programmable interconnections.
• Compact design
• User can configure :
*Intersections between the logic blocks
*The function of each block
• FPGA programmed using electrically programmable switches
• FPGAs are perfect for rapid prototyping of digital circuits
*Easy upgrades like in case of software
*Unique application
3. HISTORY OF FPGA:
BEFORE CPLD’S AND FPGA’S CAME INTO USE PLD’S I.E. PROGRAMMABLE LOGIC DEVICES WERE USED.
PLD’S CAN BE PROGRAMMED TO PERFORM COMPLEX FUNCTIONS.
IT CONTAINS AN ARRARY OF AND AND OR GATES.
THEY ARE BASICALLY OF THREE TYPES:
1. PROM( PROGRAMMABLE READ ONLY MEMORY)
• IT OFFERS HIGH SPEED AND LOW COST.
2. PLA( PROGRAMMABLE LOGIC ARRAY)
• FLEXIBLE FEATURES FOR MORE COMPLEX DESIGN.
3. PAL( PROGRAMMABLE ARRAY LOGIC)
• GOOD FLEXIBILITY,FASTER AND LESS EXPENSIVE THAN PLA’S..
IN PLD’S PROGRAMS ARE MADE USING SOP EQUATIONS.SIMPLE PLD’S
COULD ONLY HANDLE 10 – 20 EQUATIONS AT A TIME.SO WE CAN’T FIT
A VERY LARGE LOGIC DESIGN INTO JUST ONE OF THEM.ONE HAD TO
BREAK THE LARGER DESIGNS AND FIT THEM INTO SET OF PLD’S.
THIS WAS VERY TIME CONSUMING AND COMPLEX AS PLD’S HAD TO BE
INTERCONNECTED WITH WIRES. THUS WE NEEDED CPLD’S AND FPGA’S.
STRUCTURE OF PAL
4. CPLD (COMPLEX PROGRAMMABLE LOGICAL DEVICE)
It contains a bunch of PLD blocks whose input and output are interconnected globally array.Thus it has two
levels of programmability each PLD block can be programmed and then interconnections between PLD can be
programmed.
Some of the CPLD features are in common with PALs:
• Non-volatile configuration memory. Unlike many FPGAs, an external configuration ROM isn't required, and
the CPLD can function immediately on system start-up.
• For many legacy CPLD devices, routing constrains most logic blocks to have input and output signals
connected to external pins, reducing opportunities for internal state storage and deeply layered logic. This
is usually not a factor for larger CPLDs and newer CPLD product families
5. CPLD ARCHITECTURE
A Complex Programmable Logic Device
(CPLD) is a combination of a fully
programmable AND/OR array and a bank of
macrocells. The AND/OR array is
reprogrammable and can perform a
multitude of logic functions. Macrocells are
functional blocks that perform
combinatorial or sequential logic, and also
have the added flexibility for true or
complement, along with varied feedback
paths.
6. DIFFERENCES BETWEEN CPLD AND FPGA:
FPGA CPLD
It contains 1,00,000 of tiny logic blocks. It contains only a few blocks of logic to a few
thousands.
They are fine grained. They are coarse grained.
Usually for complex applications. Usually for simpler applications.
Made up of tiny logic blocks. Made up of larger blocks.
RAM based EEPROM based
Delays are more predictable. Delays are less predictable.
More expensive. Less expensive.
7. For IMPLEMENTATION : ISE software
For SIMULATION : XILINX( Isim )
Xilinx ISE (Integrated Software Environment) is a software tool produced by Xilinx for synthesis and analysis
of HDL designs, enabling
the developer to synthesize ("compile") their designs, perform timing analysis, examine RTL diagrams,
simulate a design's reaction to
different stimuli, and configure the target device with the programmer.
The low-cost Spartan family of FPGAs is fully supported by this edition, as well as the family of CPLDs,
meaning small developers and educational institutions have no overheads from the cost of development
software.
ISE Simulator (ISim) provides support for mixed-mode language simulation
including, but not limited to, simulation of
designs targeted for Xilinx's FPGAs and CPLDs.
8. SYNCHRONOUS SERIAL TRANSMISSION: IT REQUIRES THAT SENDER AND RECEIVER SHARE A CLOCK
WITH ONE ANOTHER OR SENDER PROVIDE A STROBE OR OTHER TIMING SIGNALS SO THAT
RECEIVER KNOWS WHEN TO READ THE ‘ NEXT BIT ’ OF DATA.
IN IT,IF WE THERE IS NO DATA AVAILABLE FOR TRANSMISSION ,A FILL CHARACTER MUST BE SENT
INSTEAD SO THAT DATA IS ALWAYS BEING TRANSMITTED.
IT IS USUALLY USED WITH PRINTERS AND FIXED DISK DEVICES IN WHICH THE DATA IS SENT ON
ONE SET OF WIRES WHILE A CLOCK ON A DIFFERENT WIRE.
9. ASYNCHRONOUS SERIAL TRANSMISSION:
IT ALLOWS A DATA TO BE TRANSMITTED WITHOUT THE SENDER HAVING TO SEND A CLOCK
SIGNAL TO RECEIVER.INSTEAD, SENDER AND RECEIVER MUST AGREE ON TIMING PARAMETERS IN
ADVANCE AND SPECIAL BITS ARE ADDED TO EACH WORD WHICH ARE USED TO SYNCHRONIZE
SENDING AND RECEIVING UNITS.
10. SYNCHRONOUS COUNTER SIMULATION
CODE :
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY SYNCCOUNTER IS
PORT ( VCC : IN STD_LOGIC;
CLK : IN STD_LOGIC;
RST : IN STD_LOGIC;
Q : INOUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END SYNCCOUNTER;
ARCHITECTURE BEHAVIORAL OF SYNCCOUNTER IS
SIGNAL X,Y:STD_LOGIC;
COMPONENT FF IS
PORT(J,K,CLK,RST:IN STD_LOGIC;
Q:OUT STD_LOGIC);
END COMPONENT;
COMPONENT AND2 IS
PORT( A,B:IN STD_LOGIC;C:OUT STD_LOGIC);
END COMPONENT;
11. COMPONENT ANDGATE IS
PORT( A,B,C:IN STD_LOGIC;D:OUT STD_LOGIC);
END COMPONENT;
BEGIN
A:FF PORT MAP(VCC,VCC,CLK,RST,Q(0));
B:FF PORT MAP(Q(0),Q(0),CLK,RST,Q(1));
C:AND2 PORT MAP(Q(1),Q(0),X);
D:FF PORT MAP(X,X,CLK,RST,Q(2));
E:ANDGATE PORT MAP(Q(0),Q(1),Q(2),Y);
G:FF PORT MAP(Y,Y,CLK,RST,Q(3));
END BEHAVIORAL;
Output of synchronous counter
12. ASYNCHRONOUS COUNTER SIMULATION
CODE:
ENTITY COUNTER IS
PORT ( VCC : IN STD_LOGIC;
CLK : IN STD_LOGIC;
Q : INOUT STD_LOGIC_VECTOR(3 DOWNTO 0);
RST : IN STD_LOGIC
);
END COUNTER;
ARCHITECTURE BEHAVIORAL OF COUNTER IS
COMPONENT FF IS
PORT(J,K,CLK,RST:IN STD_LOGIC;
Q:OUT STD_LOGIC);
END COMPONENT;
BEGIN
A:FF PORT MAP(VCC,VCC,CLK,RST,Q(0));
B:FF PORT MAP(VCC,VCC,Q(0),RST,Q(1));
C:FF PORT MAP(VCC,VCC,Q(1),RST,Q(2));
D:FF PORT MAP(VCC,VCC,Q(2),RST,Q(3));
END BEHAVIORAL;
14. UNIVERSAL ASYNCHRONOUS RECIEVER – TRANSMITTER
(UART)
The Universal Asynchronous Receiver/Transmitter (UART) controller is the key component of the serial
communications subsystem of a computer. The UART takes bytes of data and transmits the individual bits in a
sequential fashion. At the destination, a second UART re-assembles the bits into complete bytes.
Serial transmission is commonly used with modems and for non-networked communication between computers,
terminals and other devices.
Asynchronous Serial Transmission
Asynchronous transmission allows data to be transmitted without the sender having to send a clock signal to the
receiver. Instead, the sender and receiver must agree on timing parameters in advance and special bits are added
to each word which are used to synchronize the sending and receiving units.
16. TRANSMITTER HOLD REGISTER:
IF WE WANT TO WRITE A BYTE TO TRANSMITTER HOLD
REGISTER, IT IS AUTOMATICALLY TRANSFERRED TO
TRANSMITTER SHIFT REGISTER AND OUTPUT AS A SERIAL DATA
STREAM. IT'S OFFSET IS 0(DLAB=0).
RECEIVER BUFFER REGISTER:
IT IS USED TO STORE THE DATA BYTE RECEIVED. IT'S OFFSET IS
0(DLAB=0). THE DATA IN THIS REGISTER CAN BE ACCESSED BY
INPUT FUNCTIONS.
INTERRUPT ENABLE REGISTER:
THE INTERRUPT ENABLE REGISTER CONTROLS THE INTERRUPT
REQUEST. IT IS ALWAYS EQUAL TO ZERO. IT CAN NOT BE
ALTERED. THE FIRST BIT OF INTERRUPT ENABLE REGISTER IS FOR
INTERRUPTING WHEN A DATA BYTE IS RECEIVED. IF A DATA BYTE
IS RECEIVED AT THE RECEIVER BUFFER REGISTER AN INTERRUPT
IS RAISED.
18. THE TRANSMISSION PROCESS
** WHEN A WORD IS GIVEN TO THE UART FOR ASYNCHRONOUS TRANSMISSIONS, A BIT CALLED
THE "START BIT" IS ADDED TO THE BEGINNING OF EACH WORD THAT IS TO BE TRANSMITTED. THE
START BIT IS USED TO ALERT THE RECEIVER THAT A WORD OF DATA IS ABOUT TO BE SENT, AND TO
FORCE THE CLOCK IN THE RECEIVER INTO SYNCHRONIZATION WITH THE CLOCK IN THE TRANSMITTER.
THESE TWO CLOCKS MUST BE ACCURATE ENOUGH TO NOT HAVE THE FREQUENCY DRIFT BY MORE
THAN 10% DURING THE TRANSMISSION OF THE REMAINING BITS IN THE WORD.
**AFTER THE START BIT, THE INDIVIDUAL BITS OF THE WORD OF DATA ARE SENT, WITH THE LEAST
SIGNIFICANT BIT (LSB) BEING SENT FIRST. EACH BIT IN THE TRANSMISSION IS TRANSMITTED FOR
EXACTLY THE SAME AMOUNT OF TIME AS ALL OF THE OTHER BITS, AND THE RECEIVER ``LOOKS'' AT THE
WIRE AT APPROXIMATELY HALFWAY THROUGH THE PERIOD ASSIGNED TO EACH BIT TO DETERMINE IF
THE BIT IS A 1 OR A 0.
**THE SENDER DOES NOT KNOW WHEN THE RECEIVER HAS ``LOOKED'' AT THE VALUE OF THE BIT. THE
SENDER ONLY KNOWS WHEN THE CLOCK SAYS TO BEGIN TRANSMITTING THE NEXT BIT OF THE
WORD.
**WHEN THE ENTIRE DATA WORD HAS BEEN SENT, THE TRANSMITTER MAY ADD A PARITY BIT THAT THE
TRANSMITTER GENERATES. THE PARITY BIT MAY BE USED BY THE RECEIVER TO PERFORM SIMPLE
ERROR CHECKING. THEN AT LEAST ONE STOP BIT IS SENT BY THE TRANSMITTER.
19. BAUD RATE
• Baud is a measurement of transmission speed in asynchronous communication.
Traditionally, a Baud Rate represents the number of bits that are actually being sent over the media, not the
amount of data that is actually moved from one DTE device to the other. The Baud count includes the
overhead bits Start, Stop and Parity that are generated by the sending UART and removed by the receiving
UART. This means that seven-bit words of data actually take 10 bits to be completely transmitted.
Therefore, a modem capable of moving 300 bits per second from one place to another can normally only
move 30 7-bit words if Parity is used and one Start and Stop bit are present.
• Baud rate is calculated as
Baud rate = Main reference frequency/(16*divisor)
• In order to use the UART you need to know what baud rate you want to transmit at. The transmitter
and receiver modules have been designed with a clock divider inside, which runs 16 times slower than
the clock signal sent to it. Therefore, there should be a clock divider running at 16 times the baud rate
driving the UART modules.
20. BAUD RATE EXAMPLE:
IF FOR EXAMPLE, YOU WANT TO TRANSMIT AT 33.6 KBPS AND THE FPGA BOARD RUNS AT 25.175
MHZ THEN:
BAUD RATE X 16 = 33600 X 16 = 537600
CLOCK DIVISION RATIO = 25175000 / 537600 = 46
CLOCK DIVISOR = 46 / 2 = 23
THEREFORE, THE CLOCK DIVIDER USED TO CLOCK THE UART WOULD HAVE A DIVISOR OF 23. THIS
WOULD GIVE A TRANSMISSION RATE OF ABOUT 34.2 KBPS.
THE IMPLEMENTED UART MODULE HAS 12 I/O PORTS, WHICH ARE USED TO CONTROL IT, GET I/O
TO AND FROM IT, AND TO DETERMINE IT’S STATUS.
22. MICROPROCESSOR:
• 8085 IC -40 pin
• It’s a single chip semiconductor or a simple computer on a chip
• Used to perform arithmetic and logical operations.
• Used to interface different IC’s to perform different work.
• It’s a stand alone device.
• We have to externally connect RAM,ROM,I/O etc..
• Used in higher and industrial projects.
MICROCONTROLLER:
• Its consists of CPU,RAM,ROM and other peripherals.
• Used to perform specific tasks in which relation between input and output is defined.
• Used in lower end projects.
RS-232:
RS-232 is the traditional name for a series of standards for serial binary single ended data and
control signals between DTE(data terminal equipment) and DCE(data circuit terminating
equipment).
Its used in serial ports which are used for connection to modems , printers , mouse etc..
The minimal 3 wire RS-232 connection consists of transmit data,receive and ground.
23. PIN CONFIGURATION of RS-232:
PIN NO. NAME TYPE
1 DATA CARRIER DETECT I/P
2 RECEIVED DATA I/P
3 TRANSMITTED DATA O/P
4 DATA TERMINAL READY O/P
5 SIGNAL GROUND COMMON
6 DATA SET READY I/P
7 REQUEST TO SEND O/P
8 CLEAR TO SEND I/P
9 RING INDICATOR I/P
26. APPLICATIONS OF UART:
**Communication between distant
computers:
• Serializes data to be sent to modem
•De-serializes data received from modem
**PC serial port is a UART!
Serializes data to be sent over serial cable
De-serializes received data