This document provides an overview of the verification strategy for PCI-Express. It discusses the PCI-Express protocol, including the physical, data link, transaction, and software layers. It outlines the verification paradigm, including functional verification using constrained random testing, assertions, asynchronous/power domain simulations, and performance verification. It also discusses compliance verification through electrical, data link, transaction, and system architecture checklists. Finally, it discusses design for verification through a modular and scalable architecture to promote reusability and reduce verification effort and complexity.
PCIe Gen 3.0 Presentation @ 4th FPGA CampFPGA Central
PCIe Gen3 presentation by PLDA at 4th FPGA Camp in Santa Clara, CA. For more details visit http://www.fpgacentral.com/fpgacamp or http://www.fpgacentral.com
UVM RAL is an object-oriented model for registers inside the design. To access these design registers, UVM RAL provides ready-made base classes and APIs
AXI is an on-chip, point to point communication protocol. It is used as a high-performance bus in various IP or SoC Systems. It is used for connecting high-performance processors with memory.
The Advanced Peripheral Bus (APB) is part of the Advanced Microcontroller Bus Architecture (AMBA) protocol family. It defines a low-cost interface that is optimized for minimal power consumption and reduced interface complexity.
PCI Express (Peripheral Component Interconnect Express) abbreviated as PCIe or PCI-E, is designed to replace the older PCI, PCI-X, AGP standards. We present a data communication developed system for use the transfer data between the host and the peripheral devices via PCIe. The performance and the available area on the board are effective by using the PCIe. PCIe is a serial expansion bus interconnection method which is use for high speed communication. PCI Express represents the currently fastest and most expensive solution to connect the peripheral devices with general purpose CPU. It provides a highest bandwidth connection in the PC platform. In this paper, we highlight the different types of bus architecture. Here the PCIe architecture is described how data transfer between the CPU to the destination.
Moving to PCI Express based SSD with NVM ExpressOdinot Stanislas
Une très bonne présentation qui introduit la technologie NVM Express qui sera à coup sure l'interface du futur (proche) des "disques" SSD. Adieu SAS et SATA, bienvenu au PCI Express dans les serveurs (et postes clients)
PCIe Gen 3.0 Presentation @ 4th FPGA CampFPGA Central
PCIe Gen3 presentation by PLDA at 4th FPGA Camp in Santa Clara, CA. For more details visit http://www.fpgacentral.com/fpgacamp or http://www.fpgacentral.com
UVM RAL is an object-oriented model for registers inside the design. To access these design registers, UVM RAL provides ready-made base classes and APIs
AXI is an on-chip, point to point communication protocol. It is used as a high-performance bus in various IP or SoC Systems. It is used for connecting high-performance processors with memory.
The Advanced Peripheral Bus (APB) is part of the Advanced Microcontroller Bus Architecture (AMBA) protocol family. It defines a low-cost interface that is optimized for minimal power consumption and reduced interface complexity.
PCI Express (Peripheral Component Interconnect Express) abbreviated as PCIe or PCI-E, is designed to replace the older PCI, PCI-X, AGP standards. We present a data communication developed system for use the transfer data between the host and the peripheral devices via PCIe. The performance and the available area on the board are effective by using the PCIe. PCIe is a serial expansion bus interconnection method which is use for high speed communication. PCI Express represents the currently fastest and most expensive solution to connect the peripheral devices with general purpose CPU. It provides a highest bandwidth connection in the PC platform. In this paper, we highlight the different types of bus architecture. Here the PCIe architecture is described how data transfer between the CPU to the destination.
Moving to PCI Express based SSD with NVM ExpressOdinot Stanislas
Une très bonne présentation qui introduit la technologie NVM Express qui sera à coup sure l'interface du futur (proche) des "disques" SSD. Adieu SAS et SATA, bienvenu au PCI Express dans les serveurs (et postes clients)
October 8, 2014 Webcast Identifying PCI Express 3.0 Dynamic Equalization Problems
Dynamic equalization training is a unique capability in modern day serial data communication. Through optimization of transmitter and receiver equalization parameters we can push the limits of serial data rates. Troubleshooting dynamic equalization problems at the Physical and Protocol layers requires testing for proper functionality and compliance.
Join Teledyne LeCroy's Stephen Mueller for this webinar to understand how to address this measurement challenge. The presentation will include real measurement examples and debugging techniques to pinpoint problems in the physical and protocol layers.
PCI Express* based Storage: Data Center NVM Express* Platform TopologiesOdinot Stanislas
(FR)
Le PCI Express se démocratise de plus en plus dans les serveurs. Présents depuis des années comme bus pour les cartes d'extensions, on va maintenant le trouver en façades des serveurs pour servir des disque flash 2,5 pouces (connecteur SF-8639) et sous la forme de câble appelés OCulink.
(EN)
PCI Express is becoming more and more present in servers. As a communication bus for extension cards since years, now it will serve 2.5 inches flash drive and through PCIe cables named OCulink.
Auteurs/Authors:
Michael Hall
Director of Technology Solutions Enabling, Data Center Group, Intel Corporation
Jonmichael Hands
Technical Program Manager, Non-Volatile Memory Solutions Group, Intel Corporation
A VLSI (Very Large Scale Integration) system integrates millions of “electronic components” in a small area (few mm2 few cm2).
design “efficient” VLSI systems that has:
Circuit Speed ( high )
Power consumption ( low )
Design Area ( low )
Networking revolution in last 6-7 years. This document shows the very brief of high level concept in changing Networking technology from legacy networking to future ideas.
ROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERSDeepak Shankar
Selecting the right Ethernet standard and configuring all the network devices in the embedded systems accurately is an extremely hard and rigorous job. The configuration depends on the topology, workloads of the connected devices, processing overhead at the switches, and the external interfaces. Network calculus, mathematical models and analytical techniques provide worst case execution time (WCET), but their probability of activity is extremely wide. This leads to overdesign which leads to higher costs, power consumption, weight, and size. Simulating the network is the best way to measure the throughput of the entire system. Digital system simulation provides better latency and throughput accuracy, but the accuracy is still limited because it does not consider the latency associated with the network OS, cybersecurity processing and scheduling. In many cases, these factors can reduce the throughput by 20-40%.
In this paper, we will present our research on modeling the entire Ethernet network, including the workloads, network flow control, scheduling, switch hardware, and software. To substantially increase the coverage and compare topologies, we have developed a set of benchmarks that provides coverage for different combination of deterministic, rate-constrained, and best effort traffic. During the presentation, we will cover the benchmarks, the list of attributes required to accurately model the traffic, nodes, switches, and the scheduler settings. We will also look at the statistics and reports required to make the configuration decision. In addition, we will discuss how the model must be constructed to study the impact of future requirements, failures, network intrusions, and security detection schemes.
Key Takeaways:
1. Learn how to efficiently use network simulation to design Ethernet systems
2. Develop a reusable benchmark and associated statistics to test different configurations
3. The role and impact of the CDT slots, guard band, send slope, idle slope, shuffle scheduling, flow control and virtual channels
SDN programming and operations requires continuous monitoring of network and application state as well as consistent configuration and update of (forwarding) policies across heterogeneous devices. This is resulting in significant challenges.
Multiple open protocols such as OpenFlow, OF-CONFIG, OnePK , etc. are being adopted by different vendors causing an integration problem for developers.
Internet of Things applications are pushing the size and volume of data handled by SDN systems demanding more efficient and scalable protocols for information distribution and coordination of SDN devices.
This presentation will describe these and other SDN challenges and ways in which various open protocols, such as DDS, XMPP, AMQP, are being used to address them.
Accelerated development in Automotive E/E Systems using VisualSim ArchitectDeepak Shankar
The recent trends and developments in the automotive sector towards fully autonomous diving system and vehicle to vehicle (V2V) communication would mean a drastic increase in the number of sensors, increased number of ECUs, increased concern for safety and security. This calls for the need to perform thorough evaluations on the target system architecture, at all levels - Hardware, Software and Network. During this webinar, we show how we evaluate each of these aspects of the Automotive E/E system and take a closer look at the performance, power and functional correctness of each of the auto subsystems. We will also inject faults into the demo model, which will tell us how the automotive system would perform under failure.
The webinar also showcases various Use case examples, which includes - comparison of TSN Standards, modelling of various topology, task graph modelling, glimpses into TC10 sleep-wakeup standard and integrated software.
Troubleshooting Storage Devices Using vRealize Operations (formerly vC Ops)
In this presentation you will discover:
- The challenges facing today’s storage environment
- How vR Ops solves storage troubleshooting
- When to use vR Ops
- Where to get a Management Pack for Storage Devices (MPSD)
- Partner Solutions
Mirabilis_Design AMD Versal System-Level IP LibraryDeepak Shankar
Mirabilis Design provides the VisualSim Versal Library that enable System Architect and Algorithm Designers to quickly map the signal processing algorithms onto the Versal FPGA and define the Fabric based on the performance. The Versal IP support all the heterogeneous resource.
Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)Ontico
HighLoad++ 2017
Зал «Москва», 7 ноября, 13:00
Тезисы:
http://www.highload.ru/2017/abstracts/2909.html
OpenDataPlane (ODP, https://www.opendataplane.org) является open-source-разработкой API для сетевых data plane-приложений, представляющий абстракцию между сетевым чипом и приложением. Сейчас вендоры, такие как TI, Freescale, Cavium, выпускают SDK с поддержкой ODP на своих микросхемах SoC. Если проводить аналогию с графическим стеком, то ODP можно сравнить с OpenGL API, но только в области сетевого программирования.
...
Reconfigurable Coprocessors Synthesis in the MPEG-RVC DomainMDC_UNICA
Flexibility and high efficiency are common design drivers in the embedded systems domain. Coarse-grained reconfigurable coprocessors can tackle these issues, but they suffer of complex design, debugging and applications mapping problems. In this paper, we propose an automated design flow that aids developers in design and managing coarse-grained reconfigurable coprocessors. It provides both the hardware IP and the software drivers, featuring two different levels of coupling with the host processor. The presented solution has been tested on a JPEG codec, targeting a commercial Xilinx Virtex-5 FPGA.
JMeter webinar - integration with InfluxDB and GrafanaRTTS
Watch this recorded webinar about real-time monitoring of application performance. See how to integrate Apache JMeter, the open-source leader in performance testing, with InfluxDB, the open-source time-series database, and Grafana, the open-source analytics and visualization application.
In this webinar, we will review the benefits of leveraging InfluxDB and Grafana when executing load tests and demonstrate how these tools are used to visualize performance metrics.
Length: 30 minutes
Session Overview
-------------------------------------------
During this webinar, we will cover the following topics while demonstrating the integrations of JMeter, InfluxDB and Grafana:
- What out-of-the-box solutions are available for real-time monitoring JMeter tests?
- What are the benefits of integrating InfluxDB and Grafana into the load testing stack?
- Which features are provided by Grafana?
- Demonstration of InfluxDB and Grafana using a practice web application
To view the webinar recording, go to:
https://www.rttsweb.com/jmeter-integration-webinar
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...James Anderson
Effective Application Security in Software Delivery lifecycle using Deployment Firewall and DBOM
The modern software delivery process (or the CI/CD process) includes many tools, distributed teams, open-source code, and cloud platforms. Constant focus on speed to release software to market, along with the traditional slow and manual security checks has caused gaps in continuous security as an important piece in the software supply chain. Today organizations feel more susceptible to external and internal cyber threats due to the vast attack surface in their applications supply chain and the lack of end-to-end governance and risk management.
The software team must secure its software delivery process to avoid vulnerability and security breaches. This needs to be achieved with existing tool chains and without extensive rework of the delivery processes. This talk will present strategies and techniques for providing visibility into the true risk of the existing vulnerabilities, preventing the introduction of security issues in the software, resolving vulnerabilities in production environments quickly, and capturing the deployment bill of materials (DBOM).
Speakers:
Bob Boule
Robert Boule is a technology enthusiast with PASSION for technology and making things work along with a knack for helping others understand how things work. He comes with around 20 years of solution engineering experience in application security, software continuous delivery, and SaaS platforms. He is known for his dynamic presentations in CI/CD and application security integrated in software delivery lifecycle.
Gopinath Rebala
Gopinath Rebala is the CTO of OpsMx, where he has overall responsibility for the machine learning and data processing architectures for Secure Software Delivery. Gopi also has a strong connection with our customers, leading design and architecture for strategic implementations. Gopi is a frequent speaker and well-known leader in continuous delivery and integrating security into software delivery.
Key Trends Shaping the Future of Infrastructure.pdfCheryl Hung
Keynote at DIGIT West Expo, Glasgow on 29 May 2024.
Cheryl Hung, ochery.com
Sr Director, Infrastructure Ecosystem, Arm.
The key trends across hardware, cloud and open-source; exploring how these areas are likely to mature and develop over the short and long-term, and then considering how organisations can position themselves to adapt and thrive.
Let's dive deeper into the world of ODC! Ricardo Alves (OutSystems) will join us to tell all about the new Data Fabric. After that, Sezen de Bruijn (OutSystems) will get into the details on how to best design a sturdy architecture within ODC.
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...DanBrown980551
Do you want to learn how to model and simulate an electrical network from scratch in under an hour?
Then welcome to this PowSyBl workshop, hosted by Rte, the French Transmission System Operator (TSO)!
During the webinar, you will discover the PowSyBl ecosystem as well as handle and study an electrical network through an interactive Python notebook.
PowSyBl is an open source project hosted by LF Energy, which offers a comprehensive set of features for electrical grid modelling and simulation. Among other advanced features, PowSyBl provides:
- A fully editable and extendable library for grid component modelling;
- Visualization tools to display your network;
- Grid simulation tools, such as power flows, security analyses (with or without remedial actions) and sensitivity analyses;
The framework is mostly written in Java, with a Python binding so that Python developers can access PowSyBl functionalities as well.
What you will learn during the webinar:
- For beginners: discover PowSyBl's functionalities through a quick general presentation and the notebook, without needing any expert coding skills;
- For advanced developers: master the skills to efficiently apply PowSyBl functionalities to your real-world scenarios.
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf91mobiles
91mobiles recently conducted a Smart TV Buyer Insights Survey in which we asked over 3,000 respondents about the TV they own, aspects they look at on a new TV, and their TV buying preferences.
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...Ramesh Iyer
In today's fast-changing business world, Companies that adapt and embrace new ideas often need help to keep up with the competition. However, fostering a culture of innovation takes much work. It takes vision, leadership and willingness to take risks in the right proportion. Sachin Dev Duggal, co-founder of Builder.ai, has perfected the art of this balance, creating a company culture where creativity and growth are nurtured at each stage.
State of ICS and IoT Cyber Threat Landscape Report 2024 previewPrayukth K V
The IoT and OT threat landscape report has been prepared by the Threat Research Team at Sectrio using data from Sectrio, cyber threat intelligence farming facilities spread across over 85 cities around the world. In addition, Sectrio also runs AI-based advanced threat and payload engagement facilities that serve as sinks to attract and engage sophisticated threat actors, and newer malware including new variants and latent threats that are at an earlier stage of development.
The latest edition of the OT/ICS and IoT security Threat Landscape Report 2024 also covers:
State of global ICS asset and network exposure
Sectoral targets and attacks as well as the cost of ransom
Global APT activity, AI usage, actor and tactic profiles, and implications
Rise in volumes of AI-powered cyberattacks
Major cyber events in 2024
Malware and malicious payload trends
Cyberattack types and targets
Vulnerability exploit attempts on CVEs
Attacks on counties – USA
Expansion of bot farms – how, where, and why
In-depth analysis of the cyber threat landscape across North America, South America, Europe, APAC, and the Middle East
Why are attacks on smart factories rising?
Cyber risk predictions
Axis of attacks – Europe
Systemic attacks in the Middle East
Download the full report from here:
https://sectrio.com/resources/ot-threat-landscape-reports/sectrio-releases-ot-ics-and-iot-security-threat-landscape-report-2024/
UiPath Test Automation using UiPath Test Suite series, part 4DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 4. In this session, we will cover Test Manager overview along with SAP heatmap.
The UiPath Test Manager overview with SAP heatmap webinar offers a concise yet comprehensive exploration of the role of a Test Manager within SAP environments, coupled with the utilization of heatmaps for effective testing strategies.
Participants will gain insights into the responsibilities, challenges, and best practices associated with test management in SAP projects. Additionally, the webinar delves into the significance of heatmaps as a visual aid for identifying testing priorities, areas of risk, and resource allocation within SAP landscapes. Through this session, attendees can expect to enhance their understanding of test management principles while learning practical approaches to optimize testing processes in SAP environments using heatmap visualization techniques
What will you get from this session?
1. Insights into SAP testing best practices
2. Heatmap utilization for testing
3. Optimization of testing processes
4. Demo
Topics covered:
Execution from the test manager
Orchestrator execution result
Defect reporting
SAP heatmap example with demo
Speaker:
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
The Art of the Pitch: WordPress Relationships and SalesLaura Byrne
Clients don’t know what they don’t know. What web solutions are right for them? How does WordPress come into the picture? How do you make sure you understand scope and timeline? What do you do if sometime changes?
All these questions and more will be explored as we talk about matching clients’ needs with what your agency offers without pulling teeth or pulling your hair out. Practical tips, and strategies for successful relationship building that leads to closing the deal.
Search and Society: Reimagining Information Access for Radical FuturesBhaskar Mitra
The field of Information retrieval (IR) is currently undergoing a transformative shift, at least partly due to the emerging applications of generative AI to information access. In this talk, we will deliberate on the sociotechnical implications of generative AI for information access. We will argue that there is both a critical necessity and an exciting opportunity for the IR community to re-center our research agendas on societal needs while dismantling the artificial separation between the work on fairness, accountability, transparency, and ethics in IR and the rest of IR research. Instead of adopting a reactionary strategy of trying to mitigate potential social harms from emerging technologies, the community should aim to proactively set the research agenda for the kinds of systems we should build inspired by diverse explicitly stated sociotechnical imaginaries. The sociotechnical imaginaries that underpin the design and development of information access technologies needs to be explicitly articulated, and we need to develop theories of change in context of these diverse perspectives. Our guiding future imaginaries must be informed by other academic fields, such as democratic theory and critical theory, and should be co-developed with social science scholars, legal scholars, civil rights and social justice activists, and artists, among others.
3. 3
PCI to PCI Express
Limitations of PCI
Not enough bandwidth
32-bit/33 MHz (132 MB/s)
64-bit/66 MHz (528 MB/s)
Shared bus bandwidth
No support for Isochronous applications (TDM or Synchronous Traffic application)
Cost of hardware for parallel busses
Evolution Path
Growing faster is the only possibility (not wider)
Point-to-point communication (Shared bus connectivity impossible above 100/150
MHz)
CDR architecture (Speed limitation of a synchronous bus above few hundred MHz)
Backward compatibility – a must
Fast forward to future – PCI Express (PCIe)
Packet-level data-units over high-speed SERDES based connectivity
Layered architecture – much like networking protocols
Mechanical, Physical, Data-link, Transaction, Software and System Layers
Compatible with existing PCI software infrastructure
Weird wedding of two distinct architectural and business practices – Networking and
Computer
Creation of nightmarish scenario for chip verification (Details on later slides)
4. 4
PCI-Express Protocol Overview - Terminology
Dual Simplex – a related set of two differential pairs (Tx and Rx)
Lane – “Dual Simplex” when PCI-Express compliant
Port – A group of Txs and Rxs within a single device that represent a single connection
to PCI-Express fabric
Link – Two ports and the collection of lanes that interconnect them
x1, x4, x8, xN – Number of lanes within a port or a link
Upstream – Flow of traffic towards the CPU or a port that establishes link in that
direction within the hierarchy
Downstream – Flow of traffic away from the CPU or a port that establishes a link in that
direction within the hierarchy
Ingress Port – the portion of a PCIe port that receives the incoming traffic
Egress Port – the portion of a PCIe port that transmits outgoing traffic
Root Complex – The combination of a PCIe host bridge and one or more downstream
ports
Endpoint – A device that terminates a path within the hierarchy
Bridge – A device that physically and electrically connects PCIe to another protocol
Switch – A device that provides a physical connection between two or more PCIe ports
6. 6
PCI-Express Protocol Overview : Physical
Logical Functions
8B/10B Encoding and Decoding
Scrambling
Reset, initialization, multi-lane de-skew
Lane mapping
Adjustments of bit-transmission order for various throughput options (x1 through x32)
Logical idle behavior and transition to active state as per protocol
TLP and DLLP transmission and reception: Insertion and Processing of Special Symbols per protocol conditions
Link initialization (recovery from link errors, transition from low power states)
Link negotiations
Width
Data-rate
Lane reversal
Polarity inversion
Link synchronization
Bit-wise per lane
Symbol-wise per lane
Lane-to-lane de-skew
Ordered (TS and Skip) set handling and processing
Fast training sequence
Link power management
Delay insertions as per protocol……………………more that could not fit here
Electrical Functions
Link within 600 ppm at all times
Spread spectrum clocking
AC coupling
Interconnect parasitic capacitance adherence
Receiver DC commong mode voltage of 0 V
Transmitter DC common mode established during “Detect”
Receiver Detect under various scenarios
Total jitter
Maximum loss budget
De-emphasis
Maximum BER
Beacon………………………………more that could not fit here
7. 7
PCI-Express Protocol Overview : Data-link Layer
Link management
DL_UP, DL_Down, DL_Inactive, DL_Active, DL_Init state transitions
Slot power limit handling
Propagation of link-reset downstream
Point-to-point reliable data exchange
Error detection, re-try as well as Error Logging and Reporting
Power Management message decoding, state transitions for activation and de-activation
TLP sequence number generation and tracking
LCRC computation and decoding
DLLP integrity encoding and decoding
ACK/NAK generation and processing
ACK time-out notification and handling
Flow control computation, tracking and processing – Credit based flow-control
Data poisoning
Completion Time-out
Re-transmission of packets
Package storage for re-try/replay
DLLP generation, processing and actuation based on current status
ACK DLLP
NAK DLLP
InitiFC1
InitFC2
UpdateFC
Power Management
Vendor specific
Cut-through routing
TLP/DLLP ordering permutations per protocol
TLP integrity check insertion and processing
ACK/NAK latency timer rules processing a limit-triggered response………………….more that could not fit here
8. 8
PCI-Express Protocol Overview : Transaction Layer
Flow control management
TL manages, DL executes
Point-to-point, not end-to-end
Independent for each VC ID
Mechanism presumes “Ideal” conditions
Credit types – PH, PD, NPH, NPD, CPLH, CPLD
Data transactions
TLP storage and processing for transmission or consumption
TLP generation: Header, Payload and Digest
TLP generation and handling of various lengths (4 Bytes to 4096 Bytes)
Transaction types
Memory (32-bit and 64-bite addressing)
I/O
Configuration
Message
INTx
PME
ERR
Unlock
Slot Power
Hot Plug
Vendor-defined
Transaction Completion
Reads and non-posted writes
Completion routing is by ID
Provide completion status
Transaction Ordering
Routing rules
Arbitration
Port arbitration
VC arbitration
Virtual channels
Traffic classes
Locked transactions support
Isochronous support
Advance error processing and reporting………………………….………more that could not fit here
9. 9
PCI-Express Protocol Overview: Summary
Open standard containing over 500 pages
Many more pages of supporting literature
Each line of each page in the standards document is a cryptic
edict dictating a specific behavior for each condition
and not a detailed explanation about behavior or implementation
Much space for protocol detail misinterpretation resulting into
mal-function or non-compliance
Hundreds of configuration bits – each controlling a complex
behavior within the chip with strict adherence to standard dictate
to guarantee backward software compatibility
No wiggle room to claim bug as a feature!!!
10. 10
Verification Paradigm
Chips based on Open-Standard – Pressure Points
Technology/Feature differentiator – Marginal or Non-existing
Commodity product – Power, Performance and Price
Time-to-market – Very Critical
First product – To Establish Credible Presence
Sub-sequent products with various flavors – To Capture Market Share
Bridges: PCI-to-PCIe, SATA-to-PCIe, 1394-to-PCIe, USB-to-PCIe etc.
Switches: 4-port x1 throughput, 4-port x4 throughput, 8-port x4 throughput, etc.
Root Complex: x1 throughput, x4 throughput, etc.
Quality of First Silicon – Critical
Verification Plays A Major Role in Success of Chips based on Open-Standard
Addresses Two Key Aspects: TTM and Quality of Silicon
Verification Execution: Focal Points
Functionality
Performance
Interoperability (Compliance and Compatibility)
Verification Platform Architecture and Methodology: Focal Points
Re-usability
Scalability (Modularity)
Comprehensiveness (with leveraging of automation)
11. 11
Verification Strategy: A Broader Definition
Verification – A vehicle to deliver chips with “Zero Bugs(!)”,
Compliance and Superior performance
Performance Modeling (C/C++/SystemC)
Architecture and Micro-architecture of Key Data and Control Paths
RTL Verification
FPGA-based Emulation
Compliance and Compatibility testing
PCI-SIG certification to be on Integrator’s List
Performance verification
3rd party Compliance Checkers and Vectors
Mixed-signal Simulations
12. 12
Functional Verification: Four Pillars
Coverage-driven constrained-random testing with reference models (HVLs)
Reference Model (RFM)
Temporal Checkers
Protocol Monitors
Sequence Generators
Constraints
Functional Coverage
Test-plan
Assertion-based verification for key building blocks
Detects design errors at the source – increases observability and decreases debug-time
Can identify subtle bugs that may be hard to reach with SBV
Black-box assertions – Protocol oriented
Effective for size/complexity to an extent (memory-size and run-time limitations)
Suitable for block-level deployment rather than end-to-end chip-level stand-alone verification
method
Complex properties are verified through bounded-proof (neither proven nor falsified)
Effective for control-path oriented logic (state space exploration rather than data-path logic)
verification
Assertions when written by engineer other than designer can help detect specification
(interpretation) class of errors
Asynchronous clock-domain simulations
Power-domain simulations – Power Management Compliance Check-list
Improper Buffer Insertion, Missing Level Shifters, Missing Power Good, Power Sequencing Tests
14. 14
Functional Verification: Golden Rules for RFM
Reference Model shall be independent of the DUT implementation
Reference Model to be created by engineer other than designer of the block
Reference Model created in high-level language and hence it does not have any low-
level mechanics analogous to RTL implementation to realize functionality
Reference Model shall support co-simulation with the DUT in order to predict
and verify run-time behavior
Reference Model for each block shall be created such that it can be integrated
into chip-level verification environment seamlessly
Hybrid Modeling
Control paths: Cycle-accurate modeling
Data paths: Packet-accurate or Data-unit-accurate modeling
Fully cycle-accurate model is maintenance nightmare as well as a cumbersome task
without significant value-add to verification quality
Comprehensiveness (with leveraging of automation)
CDV is only as powerful as comprehensiveness of automated checking features of
reference model and monitors
Can run millions of RTG cycles with comprehensive reference model and monitors
without much manual overhead
15. 15
Performance Verification
Performance Parameters (to be supported with variable sized packets across mixed-traffic
types, across all traffic patterns, mixed VCs and mixed-packet sizes)
Aggregate Throughput
Latency (to be balanced against power dissipation)
Jitter in Latency
Availability/Blocking – Internal back-pressure
N+1 Performance limitation (small TLPs back-to-back)
Flow-control credits
Load distribution and balancing (peer-to-peer as well as vertical traffic flows with
mixed of traffic types, VCs and packet sizes)
Link utilization – No bubbles within or between TLPs (really challenging for cut-
through mode)
Zero tolerance for packet loss
Zero tolerance for wrong packet routing
20% overhead lost in 8B/10B coding
Small TLPs with header as well as DL layer overhead impacting transaction layer efficiency
even with 100% link utilization
Traffic-aware flow-control credit updates (large and small TLPs)
Performance Modeling (C/C++/SystemC)
Architecture and Micro-architecture of Key Data and Control Paths
FPGA-based Emulation
RTL Verification – Not an adequate method for performance testing for PCIe development
16. 16
Compliance Verification
Electrical Compliance Check-list
Signal Quality Analysis
Eye pattern, jitter and BER analysis
Signaling for upstream and downstream
Jitter Analysis DLL
Clock recovery
Interpolation
Transition/non-transition eye points
Data-Link Layer Compliance Check-list
Reserved Fields testing
NAK Response
Replay Timer
Replay Count
Link Retrain
Replay TLP Order
Bad CRC
Undefined Packet
Bad Sequence Number
Duplicate TLP
Transaction Layer Compliance Check-list
Completion request, completion time-out, read-data
Messaging – Legacy interrupts, Native power management, Hot-plug, Error Signaling
Flow Control – Initialization, Transmit and Receive States, Negotiated Link Width
Virtual Channel
System Architecture/Platform-configuration Check-list
Capability registers testing
Default values
Stress test
Slot reporting
Hot plug event reporting
17. 17
Compliance Verification
Separate compliance check-list with some overlap for RC,
Endpoints and Switches
Integrated PHY in the silicon
FPGA platforms with discrete PHY and digital logic
FPGA-based emulation (Native or 3rd Party)
Compliance testing with Agilent PTC and PCI-SIG Golden Suite
Compatibility testing with over 80% of the systems during
PlugFest
PCI-SIG certification to be on Integrator’s List
Native protocol checkers – static and temporal
3rd party Compliance Checkers and Vectors
Synopsys, Denali, nSys and others
18. 18
Design-for-Verification
Cafeteria Architecture: Modular and Scalable
For rapid deployment of various flavors of bridges and switches based on flagship
platform part
Speed of Capturing market-share as critical as first product deployment to establish
credible presence
Modular architecture to enable thorough block-level or sub-system level
simulations
Functional partitioning to reduce scope of chip-level verification effort and
complexity
Push v/s Pull Inter-block Data-threads
Distributed v/s Centralized Control Processing
Standardized block interface
Reduce scope of “Error of Specification” and “Error of Omission”
Promote verification component re-use (BFMs, Sequences, etc.)
Minimum number as well as flavors of physical interconnects between blocks (may
use in-band signaling where applicable)
Emphasis on correct-by-construction practices during design-creation phase
Otherwise TTM Window will be missed due to prolonged verification or multiple re-
spins (PCIe non-forgiving of bugs that hamper compliance or compatibility)