This document discusses using the IP-XACT standard to address challenges in verification automation. IP-XACT allows generating verification platforms, register tests, and other elements from a single IP description. It standardizes IP information exchange and reduces duplication. Using IP-XACT, a verification flow is proposed where the testbench, models, and register tests are automatically generated from an IP-XACT file, improving consistency and reducing turnaround times. IP-XACT is now an IEEE standard developed by the SPIRIT consortium to describe IPs in a vendor-neutral way and enable maximum automation.
Slow peripheral interfaces (i2 c spi uart)PREMAL GAJJAR
The Serial Peripheral Interface or SPI bus is a synchronous serial data link, a de facto standard, named by Motorola, that operates in full duplex mode. It is used for short distance, single master communication, for example in embedded systems, sensors, and SD cards.
AXI is an on-chip, point to point communication protocol. It is used as a high-performance bus in various IP or SoC Systems. It is used for connecting high-performance processors with memory.
Slow peripheral interfaces (i2 c spi uart)PREMAL GAJJAR
The Serial Peripheral Interface or SPI bus is a synchronous serial data link, a de facto standard, named by Motorola, that operates in full duplex mode. It is used for short distance, single master communication, for example in embedded systems, sensors, and SD cards.
AXI is an on-chip, point to point communication protocol. It is used as a high-performance bus in various IP or SoC Systems. It is used for connecting high-performance processors with memory.
The Advanced Peripheral Bus (APB) is part of the Advanced Microcontroller Bus Architecture (AMBA) protocol family. It defines a low-cost interface that is optimized for minimal power consumption and reduced interface complexity.
UVM RAL is an object-oriented model for registers inside the design. To access these design registers, UVM RAL provides ready-made base classes and APIs
The Advanced Peripheral Bus (APB) is part of the Advanced Microcontroller Bus Architecture (AMBA) protocol family. It defines a low-cost interface that is optimized for minimal power consumption and reduced interface complexity.
UVM RAL is an object-oriented model for registers inside the design. To access these design registers, UVM RAL provides ready-made base classes and APIs
Application Visibility and Experience through Flexible NetflowCisco DevNet
The world of applications is changing rapidly in the enterprise; from the way applications are increasingly hosted in the cloud, the diverse nature of apps and to the way they are consumed by many devices. The need for organizations and network administrators is to focus on "Fast IT" - "Innovation in the Enterprise" is growing, which means having to spend less time on daily operations, maintenance and troubleshooting and more time on delivering business value with newer services. Cisco AVC with its NBAR2 technology is designed to detect applications and measure application performance through measuring round trip time, retransmission rates, jitter, delay, packet loss, MoS, URL statistics etc. Those details are transmitted using Flexible Netflow/IPFIX, so partners could leverage the data for application usage reporting, performance reporting and troubleshooting application issues to deliver best possible application experience.
Watch the DevNet 2047 replay from the Cisco Live On-Demand Library at: https://www.ciscolive.com/online/connect/sessionDetail.ww?SESSION_ID=92664&backBtn=true
Check out more and register for Cisco DevNet: http://ow.ly/jCNV3030OfS
Apresentação da nova linha de microcontroladores Cortex-M da Microchip e o framework MCC Harmony. O principal foco será nova linha PIC32CX é voltada para aplicações de conectividade e segurança. Apresentando como implementar uma comunicação Ethernet TCP com segurança.
Building a Remote Control Robot with Automotive Grade LinuxLeon Anavi
Automotive Grade Linux (AGL) is a leading embedded Linux distribution for the automotive industry and soon it will debut on the 2018 Toyota Camry. Out of the box AGL offers reliable open source solutions for graphics, connectivity, security and software over the air updates. Could other industries benefit from these features?
In a quest to discover if AGL is suitable for Internet of Things (IoT) outside the automotive industry, this presentation will reveal a practical experiment of using AGL in robotics. Attendees will learn the exact steps for building a do it yourself (DIY) robot based on Raspberry Pi 3 with off-the-shelf components. The talk will provide guidelines for integration of additional software, sensors and other peripheral hardware device in a headless AGL profile.
Spectra Operating Environment (OE) - Setting a new standard for high performance SCA compliant radio development.
A presentation about the SCA Operating Environment, requirements, a business case for COTS OE & an introduction to Spectra OE and its benefits, performance & complementary products.
Excelfore releases Full Ethernet AVB Stack for ADAS and Infotainment Endpoint...shrinathAcharya
AVB software architecture on ARM Cortex SOCs
Summary: Traditional clocking synchronization in networked A/V systems is done via elaborate means. In the automotive sector, the clock synchronization of displays and multi-channel audio in an infotainment platform is implemented using MOST, which is an isochronous environment. In the Pro-A/V area, the displays are synchronized through a combination of separate master clock control link and fixed delay compensation depending on the length of the control link. Synchronization thus has been a tedious and time consuming exercise. Standard Ethernet does not provide QoS and it is an asynchronous environment, although topologies exist to provide it today.
The Ethernet AVB Protocol (IEEE1722+IEEE1588 or 802.1AS) in one such standard that formally brings a QoS and synchronization implementation to Ethernet. By providing global time synchronization mechanism combined with a protocol of prioritization of streams as they pass through switches, Ethernet AVB offers an Isochronous environment similar to that of the MOST bus. Ethernet AVB protocol allows widespread proliferation of Ethernet standard in Automotive, Pro-AV and Pro-Audio systems.
Examples of Ethernet AVB application are:
1) Automotive ADAS in surround camera architecture
2) Automotive Infotainment End points
3) Pro A/V video wall projection system and
4) Multichannel Sound system for Automotive, Studio Environments.
Software Architecture in Process Automation: UML & the "Smart Factory"Heiko Koziolek
Distributed control systems are currently evolving towards Industrial Internet-of-Things (IIoT) systems. Still, they still suffer from complex commissioning processes that incur high costs. Researchers have proposed several so-called ''Plug and Produce'' (PnP) approaches, where commissioning shall be largely automated, but they have suffered from semantic ambiguities and usually rely on proprietary information models. We propose a novel reference architecture for PnP in IIoT systems, which is based on OPC UA and PLCopen standards and can reduce industrial device commissioning times across vendor products to a few seconds. Our proof-of-concept implementation can handle more than 500 signals per millisecond during runtime, sufficient for most application scenarios.
Speaker: Atul Kshirsagar, GE Software
To learn more about Pivotal Cloud Foundry, visit http://www.pivotal.io/platform-as-a-service/pivotal-cloud-foundry.
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...DanBrown980551
Do you want to learn how to model and simulate an electrical network from scratch in under an hour?
Then welcome to this PowSyBl workshop, hosted by Rte, the French Transmission System Operator (TSO)!
During the webinar, you will discover the PowSyBl ecosystem as well as handle and study an electrical network through an interactive Python notebook.
PowSyBl is an open source project hosted by LF Energy, which offers a comprehensive set of features for electrical grid modelling and simulation. Among other advanced features, PowSyBl provides:
- A fully editable and extendable library for grid component modelling;
- Visualization tools to display your network;
- Grid simulation tools, such as power flows, security analyses (with or without remedial actions) and sensitivity analyses;
The framework is mostly written in Java, with a Python binding so that Python developers can access PowSyBl functionalities as well.
What you will learn during the webinar:
- For beginners: discover PowSyBl's functionalities through a quick general presentation and the notebook, without needing any expert coding skills;
- For advanced developers: master the skills to efficiently apply PowSyBl functionalities to your real-world scenarios.
UiPath Test Automation using UiPath Test Suite series, part 3DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 3. In this session, we will cover desktop automation along with UI automation.
Topics covered:
UI automation Introduction,
UI automation Sample
Desktop automation flow
Pradeep Chinnala, Senior Consultant Automation Developer @WonderBotz and UiPath MVP
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
Transcript: Selling digital books in 2024: Insights from industry leaders - T...BookNet Canada
The publishing industry has been selling digital audiobooks and ebooks for over a decade and has found its groove. What’s changed? What has stayed the same? Where do we go from here? Join a group of leading sales peers from across the industry for a conversation about the lessons learned since the popularization of digital books, best practices, digital book supply chain management, and more.
Link to video recording: https://bnctechforum.ca/sessions/selling-digital-books-in-2024-insights-from-industry-leaders/
Presented by BookNet Canada on May 28, 2024, with support from the Department of Canadian Heritage.
PHP Frameworks: I want to break free (IPC Berlin 2024)Ralf Eggert
In this presentation, we examine the challenges and limitations of relying too heavily on PHP frameworks in web development. We discuss the history of PHP and its frameworks to understand how this dependence has evolved. The focus will be on providing concrete tips and strategies to reduce reliance on these frameworks, based on real-world examples and practical considerations. The goal is to equip developers with the skills and knowledge to create more flexible and future-proof web applications. We'll explore the importance of maintaining autonomy in a rapidly changing tech landscape and how to make informed decisions in PHP development.
This talk is aimed at encouraging a more independent approach to using PHP frameworks, moving towards a more flexible and future-proof approach to PHP development.
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...Jeffrey Haguewood
Sidekick Solutions uses Bonterra Impact Management (fka Social Solutions Apricot) and automation solutions to integrate data for business workflows.
We believe integration and automation are essential to user experience and the promise of efficient work through technology. Automation is the critical ingredient to realizing that full vision. We develop integration products and services for Bonterra Case Management software to support the deployment of automations for a variety of use cases.
This video focuses on the notifications, alerts, and approval requests using Slack for Bonterra Impact Management. The solutions covered in this webinar can also be deployed for Microsoft Teams.
Interested in deploying notification automations for Bonterra Impact Management? Contact us at sales@sidekicksolutionsllc.com to discuss next steps.
Accelerate your Kubernetes clusters with Varnish CachingThijs Feryn
A presentation about the usage and availability of Varnish on Kubernetes. This talk explores the capabilities of Varnish caching and shows how to use the Varnish Helm chart to deploy it to Kubernetes.
This presentation was delivered at K8SUG Singapore. See https://feryn.eu/presentations/accelerate-your-kubernetes-clusters-with-varnish-caching-k8sug-singapore-28-2024 for more details.
Search and Society: Reimagining Information Access for Radical FuturesBhaskar Mitra
The field of Information retrieval (IR) is currently undergoing a transformative shift, at least partly due to the emerging applications of generative AI to information access. In this talk, we will deliberate on the sociotechnical implications of generative AI for information access. We will argue that there is both a critical necessity and an exciting opportunity for the IR community to re-center our research agendas on societal needs while dismantling the artificial separation between the work on fairness, accountability, transparency, and ethics in IR and the rest of IR research. Instead of adopting a reactionary strategy of trying to mitigate potential social harms from emerging technologies, the community should aim to proactively set the research agenda for the kinds of systems we should build inspired by diverse explicitly stated sociotechnical imaginaries. The sociotechnical imaginaries that underpin the design and development of information access technologies needs to be explicitly articulated, and we need to develop theories of change in context of these diverse perspectives. Our guiding future imaginaries must be informed by other academic fields, such as democratic theory and critical theory, and should be co-developed with social science scholars, legal scholars, civil rights and social justice activists, and artists, among others.
UiPath Test Automation using UiPath Test Suite series, part 4DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 4. In this session, we will cover Test Manager overview along with SAP heatmap.
The UiPath Test Manager overview with SAP heatmap webinar offers a concise yet comprehensive exploration of the role of a Test Manager within SAP environments, coupled with the utilization of heatmaps for effective testing strategies.
Participants will gain insights into the responsibilities, challenges, and best practices associated with test management in SAP projects. Additionally, the webinar delves into the significance of heatmaps as a visual aid for identifying testing priorities, areas of risk, and resource allocation within SAP landscapes. Through this session, attendees can expect to enhance their understanding of test management principles while learning practical approaches to optimize testing processes in SAP environments using heatmap visualization techniques
What will you get from this session?
1. Insights into SAP testing best practices
2. Heatmap utilization for testing
3. Optimization of testing processes
4. Demo
Topics covered:
Execution from the test manager
Orchestrator execution result
Defect reporting
SAP heatmap example with demo
Speaker:
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
Key Trends Shaping the Future of Infrastructure.pdfCheryl Hung
Keynote at DIGIT West Expo, Glasgow on 29 May 2024.
Cheryl Hung, ochery.com
Sr Director, Infrastructure Ecosystem, Arm.
The key trends across hardware, cloud and open-source; exploring how these areas are likely to mature and develop over the short and long-term, and then considering how organisations can position themselves to adapt and thrive.
GraphRAG is All You need? LLM & Knowledge GraphGuy Korland
Guy Korland, CEO and Co-founder of FalkorDB, will review two articles on the integration of language models with knowledge graphs.
1. Unifying Large Language Models and Knowledge Graphs: A Roadmap.
https://arxiv.org/abs/2306.08302
2. Microsoft Research's GraphRAG paper and a review paper on various uses of knowledge graphs:
https://www.microsoft.com/en-us/research/blog/graphrag-unlocking-llm-discovery-on-narrative-private-data/
"Impact of front-end architecture on development cost", Viktor TurskyiFwdays
I have heard many times that architecture is not important for the front-end. Also, many times I have seen how developers implement features on the front-end just following the standard rules for a framework and think that this is enough to successfully launch the project, and then the project fails. How to prevent this and what approach to choose? I have launched dozens of complex projects and during the talk we will analyze which approaches have worked for me and which have not.
DevOps and Testing slides at DASA ConnectKari Kakkonen
My and Rik Marselis slides at 30.5.2024 DASA Connect conference. We discuss about what is testing, then what is agile testing and finally what is Testing in DevOps. Finally we had lovely workshop with the participants trying to find out different ways to think about quality and testing in different parts of the DevOps infinity loop.
2. Agenda
Typical Challenges in verification
Using IP-XACT for verification platform
integration
Using IP-XACT for register test generation
IP-XACT history
Q&A
2
3. Introduction
Ever increasing design complexity
IP Integration
Verification
Increased Cost
~80% cost is head-count related
TTM pressures
~89% of designs go over deadline by avg. 44%
3
5. Typical challenges in verification
• Developing Testbench
• Integration of components
• Configuration of IPs
Developing Register test cases
Changes are inevitable during design process
Add/remove registers
Register definition/bit fields
Register location
Register type
Register implementation
Monotonous work
How to be consistence with Design and Architecture
Team
5
6. What if we have ?
One specification for all information
All representations/code generated from the
single source
Single description for all registers
Fully automated flow
Industry (IEEE) standard
6
7. What are the solutions ?
Excel based solutions
In house solutions
CIDL
Use IEEE IP-XACT standard
7
IP-XACT
8. 8
What is IP-XACT ?
IP-XACT is an XML schema and semantics providing:
Unified authoring, exchange and processing of design meta-data
Complete API for meta-data exchange and database querying
IP-XACT enabled meta-data provides language (and vendor)
independent description for IP’s
Component meta-data describes
IP ports and interfaces
Registers
IP Configurable parameters
Design meta-data describes:
Component instances
Connectivity
Provides mechanism to model IP at different abstraction levels
9. IP-XACT Objects
An IP-XACT description of a design or component
consists of a set of XML documents referring to one
another:
Main document types are:
Component – A description of a component type, including
interfaces, memory maps, and registers (IP)
Bus Definition – A description of a bus type.
Design – A high level description of a design (SoC Netlist)
References between IP-XACT document are by 4
element identifier (vendor, library, name and version;
often abbreviated to VLNV).
9
10. IP-XACT component descriptions
10
Component
Physical signal Sig1
Physical signal Sig2
Physical signal Sig3
Bus interface B1
Bus type X
Slave
Bus interface B2
Bus type Y
Master
Signal map
Signal Map
Memory map map1
Register R0
Register R1
Signals
Main elements of
components are:
Bus interfaces,
referencing bus
definitions to describe
the bus type
Memory maps,
including register
descriptions
Physical signal
descriptions
12. IP-XACT Design File
12
Component
Physical signal Sig1
Physical signal Sig2
Physical signal Sig3
Bus interface B1
Bus type X
Slave
Bus interface B2
Bus type Y
Master
Signal map
Signal Map
Memory map map1
Register R0
Register R1
Signals
Main elements of
components are:
Bus interfaces,
referencing bus
definitions to describe
the bus type
Memory maps,
including register
descriptions
Physical signal
descriptions
14. Pre IP-XACT : Separate design threads
14
Verification
Solution
Synthesis
Solution
RTLIP Spec
CPU
CPU
CPU
No exchange of
system configuration
… implies difficult
design iteration
and consistency
management
System
Profiling and
Exploration
CPUCPUIP Spec
SystemC Design Environment
Verification TB
IP Spec
15. With IP-XACT: Design iteration simplified
15
Co-Verification
Solution
Synthesis
Solution
CPU
CPU
CPU
I
System
Profiling and
ExplorationCPUCPUYour IPIP
IP-XACT XML
SystemC Design Environment
RTL Design
IP-XACT SoC
configuration XML
16. Applying IP-XACT to the verification platform
Integration
What is Required
IP-XACT descriptions of RTL design and verification components
Testbench comprises of
Component instances (design and verification)
Connection between components
Configurable Parameters of design and verification components
Output
IP-XACT Design file
16
17. 17
IP spec
IP-XACT
IP-XACT Tool
TLM skeleton
Tool Verification Plt
TLM IP verification platform generation flow
TLM IP
IP
Database
DUT
ROUTER
C test
HOST Test Env
IPIP
IP
18. 18
IP spec
IP-XACT
IP-XACT Tool
RTL skeleton
Tool Verification Plt
RTL IP verification platform generation flow
RTL IP
IP
Database
ROUTER
BFMs
sc wrapper
C test
HOST Test Env
RTL
IPIP
IP
19. 19
Registers : Typical scenario
Cost per register type
Specifications ( 0.5 page )
Datasheets
Register tests
RTL register decoder / netlist
TLM models / netlist
Register tests ( 30 lines per registers* [1..n] )
Register C header, eSW (20 lines per registers *[1..n])
Memory map representation ( ?? )
There are hundreds of register in a typical IP
Who will ensure coherency ?
20. 20
Use IP-XACT and auto-generate all
register specific codes from this file
22. 22
Design Flow using IP-XACT
Functional
Spec
IP -XACT
Description
IP
C header
IP
Register
test
Mixed
TLM/RTL
testbench
IP / (Sub)system architect
IP Verification team
Chip integration team
SW Driver team
Spec import
Check
QA Cosim wrapper
export
Header / Reg test export
Datasheet
Tech Pub
Datasheet export
TLM
Skeleton/
Netlist
TLM Modeling team
TLM Skeleton / netlist
export
Edit
Verilog
RTL
decoder
IP Design Team
Register bank export
IP
Register
test
23. IP-Xact benifits
Standard allows multi vendor IPs/EDA tools use.
Simplified integration
Coherency with other design teams
No duplication
Automatic flow to avoid manual repetitive jobs
Benefits: dramatic TTM Improvements
23
24. How SPIRIT evolves…
Six companies started the SPIRIT Consortium in
2003 with the initial goal is to provide a standard for
describing IP to enable
maximum design automation with multisource
IPs/multi vendor design flows
reuse
vendor neutral approach
IP-Xact evolves as an industry standard to describe
IPs
IP-Xact now an IEEE standard(p1685)
SPIRIT Consortium now merge with another EDA
standards organization, Accellera
24
PHILIPS
26. 26
Background of IP-Xact
IP-XACT 1.5 was handed off to the IEEE P1685 Working
Group in late June 2009.
Later in June 2010, IEEE released the standards as IEEE
Std1685-2009
Merger of Electronic Design Automation (EDA) industry
organizations, Accellera and The SPIRIT Consortium
27. 27
IP-XACT TC Objectives and Goals
To collect requirements from all members for IP-Xact
enhancements
Discuss and proposed solution amongst TC members
Update IP-Xact standard as accellera extensions
Handover the IP-Xact Accellera extensions to IEEE
To ease the adoption of IP-Xact standard in industry
If you liked IP-XACT based flow and want to participate
in TC, join us through Accellera.
28. 28
On the lighter side
Present
Verification plan and reports are in XML
Output logs and debug reports are in XML
Near Future
Comments of code in XML
Minutes of meeting in XML
Future
Discussion between team members in XML
For no further discussion - slash(/) discussion
29. 29
On the lighter side
Future
Resume of engineer
<skillset>VHDL,Verilog</skillset>
Interviewer asking candidate what is your VLNV
Grenoble Institute of Technology, Electronics, Gregory Bernard,
2010
Firstly , IP-XACT is widely accpeted due to which it needs few enhancements to cover all corner cases also Secondly people want to use more and more data exchange through XML for verification. Software. Analog etc and this is where the challenge is. Because there is no end to it to usage of XML and where to put the border line. Cosim_wrapper