SlideShare a Scribd company logo
SESSION 3: TSN
ROLE OF DIGITAL SIMULATION IN
CONFIGURING N/W PARAMETERS
Deepak Shankar
Founder
Mirabilis Design Inc.
Email: dshankar@mirabilisdesign.com
Industry Overview
6/8/2022 MIRABILIS DESIGN INC. 2
•Transition to Ethernet and Time-Sensitive Networks requires investments in new technologies
• Connecting existing CAN, CAN/FD networks
• Addition of Gateways
• Configuring switches for the traffic
• Adding security and wireless protocols
•Huge number of parameters interact with topology configurations, use-cases and traffic profiles
• Routing
• Traffic stream allocations
• Quality-of-Service (QoS)
•Investment in research to determine the required set of parameters to tune
Transition creates uncertainty while offer opportunities
Transitioning
6/8/2022 MIRABILIS DESIGN INC. 3
Current approach to System Design
6/8/2022 MIRABILIS DESIGN INC. 4
•Current approach to tune network parameters are based on
• Spreadsheets
• Python scripts
• Open-source simulators
• Field tests
•Network configuration is done in two stages
• Initialization – Default factory settings
• Run time – Resources are reallocated, application streams are assignment new priorities and thresholds
are adjusted
Quick mechanism to get the Worst Case Execution Time
Challenges in current approach
6/8/2022 MIRABILIS DESIGN INC. 5
•As the network become large, configuring initial values for the network parameters becomes
difficult as well as the run time dynamism introduces uncertainty
•Too many unpredictable behaviours are observed when assembled
•Updating combinations of parameters during run time is huge effort
•If fault are detected after assembling the system, then reconfiguring the network parameters or
rearranging the topology is time consuming and resource intensive
Concurrent operation, impact on the Real-Time software and response to Failure not considered
Network Configuration Requires
Expertise in Multiple Areas
6/8/2022 MIRABILIS DESIGN INC. 6
ADAS is creating
Complex Traffic Streams
6/8/2022 MIRABILIS DESIGN INC. 7
Testing of the configuration requires accurate traffic representation and cover every corner case
Network Modeling must be Integrated into the
Product Development, Test and Manufacturing
Concept to Validation for the entire system
Track 30 targets per minute
Connect 5G and V2V
Process 3 cameras, 4 Lidars & 5 Radars
SW response time of 30 ms
Gateways to ECAN, WiFi, BLE and TSN
Product
Idea
Optimized Architecture
ECU1
ADAS
Brake
AI/CCN
TSN/CAN
Select IP- Third-
party & Custom
Assemble Models
Conduct Trade-offs
Architecture Optimization
Functional Analysis
Validation
Simulation Environment
Documentation
Traffic,
Workload
Use-cases
IP Models
SW Performance Measurement
Hardware-in-the-Loop
Integrate Data Center Communication
Why Discrete-Event Simulation
Network parameter configuration is not just about setting values
◦ Generate tests for software, provide a configuration executable for customers and partners, and early
software development
Discrete-event simulation supports concurrent traffic pattern
◦ For application-level testing to encompasses hardware, software, RTOS and network
Discrete-event simulation transfers the packets through the model
◦ Critical for event data collection for manufacturability
Integrate with real hardware and test equipment
◦ Downstream verification
Study future challenges in failure testing and cyber-security
◦ Configure to accommodate for these impacts
6/8/2022 MIRABILIS DESIGN INC. 9
How does a Discrete-
Event Simulation Work?
AUTOSAR, RTOS, VIRTUAL MACHINE, HYPERVISOR
OPTIMIZE TO MEET PERFORMANCE USING EXISTING HW AND NW
ADAS Logical Mapping to Network
Engine function
Brake function
EPS function
Body function
ADAS function1
Other functions
Engine ECU
Brake ECU
EPS ECU ADAS ECU
ADAS function2
ADAS function3
ADAS functions
Other ECU
Gateway ECU
Other ECU
Logical arch
Physical arch
Other ECU
Move to another network layer
Map to physical ECU
CAN BUS
TSN
Trade-off at Application-Level across distributed ECU Network
Migration Applications Makes
Discrete-event Simulation Valuable
System-level experiment with Network Topology, Assignment of Tasks to ECU and ECUs to Network
Migrating to High-
Performance Servers
DISTRIBUTED ECU TO INTEGRATED PLATFORM
Auto HPC must be Evaluated at the
Application-Context
Need a single Discrete-Event Simulation
◦ Compare the performance improvement of centralized server ECU vs distributed ECU
◦ Compute the ECU processing requirements for safety, ADAS, control and comfort features
◦ Measure the response times to user and autonomous driving requests
◦ Design the network topology with selection of routing protocols and bandwidth sizing
◦ Failure analysis to view the impact of lost network link or ECU cores
AI metrics provided
◦ Timing deadlines, data throughput, quality of service and energy consumption
◦ Core, OS and hypervisor utilization
◦ Task response times
◦ Buffer occupancy at each level
◦ Measure the power per computation
Sizing, Evaluating Proposal and Measuring the Performance and Power Impacts
End-to-end System Evaluation
Sensor1
Sensor2
Sensor3
Sensor4
Sensor5
Sensor6
HPC/ECU1
Sensor10
Sensor9
Sensor7
Single ECU configuration
Redundancy on the network and at the Server
Fast multi-core processor with quicker response time
Simulate traffic, network and ECU overhead to generate statistics
Integrating with the Datacenter
Interface 1
Interface 2
Interface 3
Interface n
.
.
.
OS1
OS2
OS3
OSn
Task
lookup
Hypervisor
Proc
Core1
Proc
Core2
Proc
Core3
Proc
Core4
Proc
Core n
SSD1
SSD2
SSD
n
HDD
1
HDD
2
HDD
n
Request
1
Request
2
Request
n
Datacenter
Example using Discret-
Event for Network
Design
DISTRIBUTED ECU TO INTEGRATED PLATFORM
Example: Automotive Driving Network
Lower cost, weight, power to meet the target performance
Requirements
6/8/2022 MIRABILIS DESIGN INC. 19
•Response time for real time applications must be within constraints
•Throughput requirements for each type of frame must be satisfied
• Priority level 0 to Priority level 7
• CDT
• Class A or B
•Critical frames should not be buffered, or buffered for extended periods
So many configuration options and tight requirements make the confluence difficult to comprehend
Common Statistics to Design Parameters
6/8/2022 MIRABILIS DESIGN INC. 20
•End to End latency for traffic streams
•Throughput between switch ports
•Buffering in network switches and gateways
• Overflow across switches
•Credit usage per traffic class
Evaluate statistics at the stream or port level while maintaining visibility of the overall system
Top-View of the Vehicle Architecture
CAN/
Eth
Bus
CAN/
Eth
Bus
CAN/
Eth
Bus
Wheel
1
Wheel
2
Wheel
3
Wheel
4
Break
Pedal
Proximit
y Sensor
Gyro
Sensor
Brake
ECU
Road
sensor
Engine
CAN
ECU
CAN
ECU
CAN
ECU
N N
N N N
N
N
N
N
N
N
N
Gateway
N
Leverage Libraries to build up the full starting model; Replace with IP blocks later
VisualSim Model of a Braking System
Power, Heat, Functional and Timing
Statistics for Latency, Resources and
Buffer
Compare metrics along the same time line to understand the source of the problem
Focusing on Gate Control List
o Gate Control List (GCL) is configured as:
o During Time Slot T1 only CDT frames can be sent. T1 period = 2.0e-3
o During Time Slot T2 AVB and BE can be sent. T2 period = 8.0e-3
o Guard Band period sent to be 5 usec
o So roundtrip time = T1+T2+Guardband Period = 10.005 msec
Deterministic traffic can be delayed if large packets are accommodated in the Best effort or AVB slots
Statistics - Latency
Notice spike in latency every roundtrip
period (10.005 msec).
This is because during T1 slot, only CDT
can be sent out.
So Latency for the AVB or BE frames
coming in at that time will increase as it
has to wait for T2 slot
Quickly identify source of latency
Statistics – Sendslope/Idleslope
• IdleSlope is the line going up and
sendSlope is the line going down
• Y-axis shows the amount of credit
available for AVB frames (class A
and class B)
• So IdleSlope represents the building
up of credits
• SendSlope shows the usage of
credits
• We can send a frame if and only if
the credit available (y-axis) is >= 0
• If credit available is < 0, then we
have to wait until the credit builds
up
Configure parameters by running parameter sweeps
Statistics – Sendslope/Idleslope
❖ Notice that the credit builds up to the
max credit on every roundtrip time
(10.005msec)
❖ This is because during T1, only CDT
frames are allowed and so the AVB
frames will be waiting. So during this
wait period , the credit for AVB frames
will build up
Worst case scenarios such as every device generating traffic at the same time is unrealistic and causes overdesign
Statistics – Buffer Occupancy
Notice spike in the buffer usage at every
roundtrip time (10.005 msec).
This is because, at those times, T1 slot will
be active and CDT frames will be
processed. So the AVB and BE frames have
to wait in buffer till their slots (Gate)
become active
Detect the dependencies between parameters
Identify Unpredictable Behavior at
Early Design Stage
Latency for CDT spiked
• CDT frame misses the time
slot
Simulation Time ( Sec )
Latency
(
Sec
)
Ensure in all cases deterministic traffic is not delayed
Decision
•With the help of digital simulation, we were able to identify scenarios which can cause
unpredictability to the critical data flow at an early stage and reconfigure the parameters
accordingly.
•Simulating the Bandwidth(BW), Maximum Interval Frame (MIF), Time Aware Shaper (TAS) and
Credit Based Shaper (CBS) parameters gives an idea on what could happen with a worst-case
scenario and determine optimal configuration
6/8/2022 MIRABILIS DESIGN INC. 31
Analytical and network calculus assist. But evaluating the network parameters require both concurrent
behavior and real-time software behavior on ECU. Combine Communication, Computing and Scheduling
ROLE OF DIGITAL SIMULATION IN
CONFIGURING N/W PARAMETERS
Deepak Shankar
Founder
Mirabilis Design Inc.
Email: dshankar@mirabilisdesign.com

More Related Content

Similar to ROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERS

In-service synchronization monitoring and assurance
In-service synchronization monitoring and assuranceIn-service synchronization monitoring and assurance
In-service synchronization monitoring and assurance
ADVA
 
Mastering IoT Design: Sense, Process, Connect: Processing: Turning IoT Data i...
Mastering IoT Design: Sense, Process, Connect: Processing: Turning IoT Data i...Mastering IoT Design: Sense, Process, Connect: Processing: Turning IoT Data i...
Mastering IoT Design: Sense, Process, Connect: Processing: Turning IoT Data i...
Deepak Shankar
 
Asset Lifecycle Management: flexible infrastructures enabling future change
Asset Lifecycle Management: flexible infrastructures enabling future changeAsset Lifecycle Management: flexible infrastructures enabling future change
Asset Lifecycle Management: flexible infrastructures enabling future change
Schneider Electric
 
Network: Synchronization: IEEE1588's Future in Computing and the Data Center
Network: Synchronization: IEEE1588's Future in Computing and the Data CenterNetwork: Synchronization: IEEE1588's Future in Computing and the Data Center
Network: Synchronization: IEEE1588's Future in Computing and the Data Center
Michelle Holley
 
Exploration of Radars and Software Defined Radios using VisualSim
Exploration of  Radars and Software Defined Radios using VisualSimExploration of  Radars and Software Defined Radios using VisualSim
Exploration of Radars and Software Defined Radios using VisualSim
Deepak Shankar
 
Unit 5-Performance and Trafficmanagement.pptx
Unit 5-Performance and Trafficmanagement.pptxUnit 5-Performance and Trafficmanagement.pptx
Unit 5-Performance and Trafficmanagement.pptx
ABYTHOMAS46
 
Practical Routers & Switches for Electrical Engineers
Practical Routers & Switches for Electrical EngineersPractical Routers & Switches for Electrical Engineers
Practical Routers & Switches for Electrical Engineers
Living Online
 
The Need for Complex Analytics from Forwarding Pipelines
The Need for Complex Analytics from Forwarding Pipelines The Need for Complex Analytics from Forwarding Pipelines
The Need for Complex Analytics from Forwarding Pipelines
Netronome
 
Overcoming challenges of_verifying complex mixed signal designs
Overcoming challenges of_verifying complex mixed signal designsOvercoming challenges of_verifying complex mixed signal designs
Overcoming challenges of_verifying complex mixed signal designs
Pankaj Singh
 
Ccna 4 Chapter 4 V4.0 Answers
Ccna 4 Chapter 4 V4.0 AnswersCcna 4 Chapter 4 V4.0 Answers
Ccna 4 Chapter 4 V4.0 Answers
ccna4discovery
 
People Counting: Internet of Things in Motion at JavaOne 2013
People Counting: Internet of Things in Motion at JavaOne 2013People Counting: Internet of Things in Motion at JavaOne 2013
People Counting: Internet of Things in Motion at JavaOne 2013
Eurotech
 
Java in the Air: A Case Study for Java-based Environment Monitoring Stations
Java in the Air: A Case Study for Java-based Environment Monitoring StationsJava in the Air: A Case Study for Java-based Environment Monitoring Stations
Java in the Air: A Case Study for Java-based Environment Monitoring Stations
Eurotech
 
Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
DVClub
 
A Platform for Data Intensive Services Enabled by Next Generation Dynamic Opt...
A Platform for Data Intensive Services Enabled by Next Generation Dynamic Opt...A Platform for Data Intensive Services Enabled by Next Generation Dynamic Opt...
A Platform for Data Intensive Services Enabled by Next Generation Dynamic Opt...
Tal Lavian Ph.D.
 
Task allocation on many core-multi processor distributed system
Task allocation on many core-multi processor distributed systemTask allocation on many core-multi processor distributed system
Task allocation on many core-multi processor distributed system
Deepak Shankar
 
Project
ProjectProject
Project
Faraz Shahid
 
System Architecture Exploration Training Class
System Architecture Exploration Training ClassSystem Architecture Exploration Training Class
System Architecture Exploration Training Class
Deepak Shankar
 
Time Synchronisation
Time SynchronisationTime Synchronisation
Time Synchronisation
SymmetricomSYMM
 
Решения WANDL и NorthStar для операторов
Решения WANDL и NorthStar для операторовРешения WANDL и NorthStar для операторов
Решения WANDL и NorthStar для операторов
TERMILAB. Интернет - лаборатория
 
performanceandtrafficmanagement-160328180107.pdf
performanceandtrafficmanagement-160328180107.pdfperformanceandtrafficmanagement-160328180107.pdf
performanceandtrafficmanagement-160328180107.pdf
ABYTHOMAS46
 

Similar to ROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERS (20)

In-service synchronization monitoring and assurance
In-service synchronization monitoring and assuranceIn-service synchronization monitoring and assurance
In-service synchronization monitoring and assurance
 
Mastering IoT Design: Sense, Process, Connect: Processing: Turning IoT Data i...
Mastering IoT Design: Sense, Process, Connect: Processing: Turning IoT Data i...Mastering IoT Design: Sense, Process, Connect: Processing: Turning IoT Data i...
Mastering IoT Design: Sense, Process, Connect: Processing: Turning IoT Data i...
 
Asset Lifecycle Management: flexible infrastructures enabling future change
Asset Lifecycle Management: flexible infrastructures enabling future changeAsset Lifecycle Management: flexible infrastructures enabling future change
Asset Lifecycle Management: flexible infrastructures enabling future change
 
Network: Synchronization: IEEE1588's Future in Computing and the Data Center
Network: Synchronization: IEEE1588's Future in Computing and the Data CenterNetwork: Synchronization: IEEE1588's Future in Computing and the Data Center
Network: Synchronization: IEEE1588's Future in Computing and the Data Center
 
Exploration of Radars and Software Defined Radios using VisualSim
Exploration of  Radars and Software Defined Radios using VisualSimExploration of  Radars and Software Defined Radios using VisualSim
Exploration of Radars and Software Defined Radios using VisualSim
 
Unit 5-Performance and Trafficmanagement.pptx
Unit 5-Performance and Trafficmanagement.pptxUnit 5-Performance and Trafficmanagement.pptx
Unit 5-Performance and Trafficmanagement.pptx
 
Practical Routers & Switches for Electrical Engineers
Practical Routers & Switches for Electrical EngineersPractical Routers & Switches for Electrical Engineers
Practical Routers & Switches for Electrical Engineers
 
The Need for Complex Analytics from Forwarding Pipelines
The Need for Complex Analytics from Forwarding Pipelines The Need for Complex Analytics from Forwarding Pipelines
The Need for Complex Analytics from Forwarding Pipelines
 
Overcoming challenges of_verifying complex mixed signal designs
Overcoming challenges of_verifying complex mixed signal designsOvercoming challenges of_verifying complex mixed signal designs
Overcoming challenges of_verifying complex mixed signal designs
 
Ccna 4 Chapter 4 V4.0 Answers
Ccna 4 Chapter 4 V4.0 AnswersCcna 4 Chapter 4 V4.0 Answers
Ccna 4 Chapter 4 V4.0 Answers
 
People Counting: Internet of Things in Motion at JavaOne 2013
People Counting: Internet of Things in Motion at JavaOne 2013People Counting: Internet of Things in Motion at JavaOne 2013
People Counting: Internet of Things in Motion at JavaOne 2013
 
Java in the Air: A Case Study for Java-based Environment Monitoring Stations
Java in the Air: A Case Study for Java-based Environment Monitoring StationsJava in the Air: A Case Study for Java-based Environment Monitoring Stations
Java in the Air: A Case Study for Java-based Environment Monitoring Stations
 
Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
 
A Platform for Data Intensive Services Enabled by Next Generation Dynamic Opt...
A Platform for Data Intensive Services Enabled by Next Generation Dynamic Opt...A Platform for Data Intensive Services Enabled by Next Generation Dynamic Opt...
A Platform for Data Intensive Services Enabled by Next Generation Dynamic Opt...
 
Task allocation on many core-multi processor distributed system
Task allocation on many core-multi processor distributed systemTask allocation on many core-multi processor distributed system
Task allocation on many core-multi processor distributed system
 
Project
ProjectProject
Project
 
System Architecture Exploration Training Class
System Architecture Exploration Training ClassSystem Architecture Exploration Training Class
System Architecture Exploration Training Class
 
Time Synchronisation
Time SynchronisationTime Synchronisation
Time Synchronisation
 
Решения WANDL и NorthStar для операторов
Решения WANDL и NorthStar для операторовРешения WANDL и NorthStar для операторов
Решения WANDL и NorthStar для операторов
 
performanceandtrafficmanagement-160328180107.pdf
performanceandtrafficmanagement-160328180107.pdfperformanceandtrafficmanagement-160328180107.pdf
performanceandtrafficmanagement-160328180107.pdf
 

More from Deepak Shankar

How to achieve 95%+ Accurate power measurement during architecture exploration?
How to achieve 95%+ Accurate power measurement during architecture exploration? How to achieve 95%+ Accurate power measurement during architecture exploration?
How to achieve 95%+ Accurate power measurement during architecture exploration?
Deepak Shankar
 
Mirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP LibraryMirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP Library
Deepak Shankar
 
Modeling Abstraction
Modeling AbstractionModeling Abstraction
Modeling Abstraction
Deepak Shankar
 
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
Deepak Shankar
 
Energy efficient AI workload partitioning on multi-core systems
Energy efficient AI workload partitioning on multi-core systemsEnergy efficient AI workload partitioning on multi-core systems
Energy efficient AI workload partitioning on multi-core systems
Deepak Shankar
 
Capacity Planning and Power Management of Data Centers.
Capacity Planning and Power Management of Data Centers. Capacity Planning and Power Management of Data Centers.
Capacity Planning and Power Management of Data Centers.
Deepak Shankar
 
Introduction to architecture exploration
Introduction to architecture explorationIntroduction to architecture exploration
Introduction to architecture exploration
Deepak Shankar
 
Using ai for optimal time sensitive networking in avionics
Using ai for optimal time sensitive networking in avionicsUsing ai for optimal time sensitive networking in avionics
Using ai for optimal time sensitive networking in avionics
Deepak Shankar
 
Designing memory controller for ddr5 and hbm2.0
Designing memory controller for ddr5 and hbm2.0Designing memory controller for ddr5 and hbm2.0
Designing memory controller for ddr5 and hbm2.0
Deepak Shankar
 
Introduction to Architecture Exploration of Semiconductor, Embedded Systems, ...
Introduction to Architecture Exploration of Semiconductor, Embedded Systems, ...Introduction to Architecture Exploration of Semiconductor, Embedded Systems, ...
Introduction to Architecture Exploration of Semiconductor, Embedded Systems, ...
Deepak Shankar
 
Develop High-bandwidth/low latency electronic systems for AI/ML application
Develop High-bandwidth/low latency electronic systems for AI/ML applicationDevelop High-bandwidth/low latency electronic systems for AI/ML application
Develop High-bandwidth/low latency electronic systems for AI/ML application
Deepak Shankar
 
Webinar on radar
Webinar on radarWebinar on radar
Webinar on radar
Deepak Shankar
 
Webinar on RISC-V
Webinar on RISC-VWebinar on RISC-V
Webinar on RISC-V
Deepak Shankar
 
Webinar: Detecting Deadlocks in Electronic Systems using Time-based Simulation
Webinar: Detecting Deadlocks in Electronic Systems using Time-based SimulationWebinar: Detecting Deadlocks in Electronic Systems using Time-based Simulation
Webinar: Detecting Deadlocks in Electronic Systems using Time-based Simulation
Deepak Shankar
 
Using VisualSim Architect for Semiconductor System Analysis
Using VisualSim Architect for Semiconductor System AnalysisUsing VisualSim Architect for Semiconductor System Analysis
Using VisualSim Architect for Semiconductor System Analysis
Deepak Shankar
 
Webinar on Functional Safety Analysis using Model-based System Analysis
Webinar on Functional Safety Analysis using Model-based System AnalysisWebinar on Functional Safety Analysis using Model-based System Analysis
Webinar on Functional Safety Analysis using Model-based System Analysis
Deepak Shankar
 
How to create innovative architecture using VisualSim?
How to create innovative architecture using VisualSim?How to create innovative architecture using VisualSim?
How to create innovative architecture using VisualSim?
Deepak Shankar
 
How to create innovative architecture using VisualSim?
How to create innovative architecture using VisualSim?How to create innovative architecture using VisualSim?
How to create innovative architecture using VisualSim?
Deepak Shankar
 
How to create innovative architecture using ViualSim?
How to create innovative architecture using ViualSim?How to create innovative architecture using ViualSim?
How to create innovative architecture using ViualSim?
Deepak Shankar
 
Is accurate system-level power measurement challenging? Check this out!
Is accurate system-level power measurement challenging? Check this out!Is accurate system-level power measurement challenging? Check this out!
Is accurate system-level power measurement challenging? Check this out!
Deepak Shankar
 

More from Deepak Shankar (20)

How to achieve 95%+ Accurate power measurement during architecture exploration?
How to achieve 95%+ Accurate power measurement during architecture exploration? How to achieve 95%+ Accurate power measurement during architecture exploration?
How to achieve 95%+ Accurate power measurement during architecture exploration?
 
Mirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP LibraryMirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP Library
 
Modeling Abstraction
Modeling AbstractionModeling Abstraction
Modeling Abstraction
 
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
 
Energy efficient AI workload partitioning on multi-core systems
Energy efficient AI workload partitioning on multi-core systemsEnergy efficient AI workload partitioning on multi-core systems
Energy efficient AI workload partitioning on multi-core systems
 
Capacity Planning and Power Management of Data Centers.
Capacity Planning and Power Management of Data Centers. Capacity Planning and Power Management of Data Centers.
Capacity Planning and Power Management of Data Centers.
 
Introduction to architecture exploration
Introduction to architecture explorationIntroduction to architecture exploration
Introduction to architecture exploration
 
Using ai for optimal time sensitive networking in avionics
Using ai for optimal time sensitive networking in avionicsUsing ai for optimal time sensitive networking in avionics
Using ai for optimal time sensitive networking in avionics
 
Designing memory controller for ddr5 and hbm2.0
Designing memory controller for ddr5 and hbm2.0Designing memory controller for ddr5 and hbm2.0
Designing memory controller for ddr5 and hbm2.0
 
Introduction to Architecture Exploration of Semiconductor, Embedded Systems, ...
Introduction to Architecture Exploration of Semiconductor, Embedded Systems, ...Introduction to Architecture Exploration of Semiconductor, Embedded Systems, ...
Introduction to Architecture Exploration of Semiconductor, Embedded Systems, ...
 
Develop High-bandwidth/low latency electronic systems for AI/ML application
Develop High-bandwidth/low latency electronic systems for AI/ML applicationDevelop High-bandwidth/low latency electronic systems for AI/ML application
Develop High-bandwidth/low latency electronic systems for AI/ML application
 
Webinar on radar
Webinar on radarWebinar on radar
Webinar on radar
 
Webinar on RISC-V
Webinar on RISC-VWebinar on RISC-V
Webinar on RISC-V
 
Webinar: Detecting Deadlocks in Electronic Systems using Time-based Simulation
Webinar: Detecting Deadlocks in Electronic Systems using Time-based SimulationWebinar: Detecting Deadlocks in Electronic Systems using Time-based Simulation
Webinar: Detecting Deadlocks in Electronic Systems using Time-based Simulation
 
Using VisualSim Architect for Semiconductor System Analysis
Using VisualSim Architect for Semiconductor System AnalysisUsing VisualSim Architect for Semiconductor System Analysis
Using VisualSim Architect for Semiconductor System Analysis
 
Webinar on Functional Safety Analysis using Model-based System Analysis
Webinar on Functional Safety Analysis using Model-based System AnalysisWebinar on Functional Safety Analysis using Model-based System Analysis
Webinar on Functional Safety Analysis using Model-based System Analysis
 
How to create innovative architecture using VisualSim?
How to create innovative architecture using VisualSim?How to create innovative architecture using VisualSim?
How to create innovative architecture using VisualSim?
 
How to create innovative architecture using VisualSim?
How to create innovative architecture using VisualSim?How to create innovative architecture using VisualSim?
How to create innovative architecture using VisualSim?
 
How to create innovative architecture using ViualSim?
How to create innovative architecture using ViualSim?How to create innovative architecture using ViualSim?
How to create innovative architecture using ViualSim?
 
Is accurate system-level power measurement challenging? Check this out!
Is accurate system-level power measurement challenging? Check this out!Is accurate system-level power measurement challenging? Check this out!
Is accurate system-level power measurement challenging? Check this out!
 

Recently uploaded

Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Christina Lin
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
rpskprasana
 
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELDEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
gerogepatton
 
Swimming pool mechanical components design.pptx
Swimming pool  mechanical components design.pptxSwimming pool  mechanical components design.pptx
Swimming pool mechanical components design.pptx
yokeleetan1
 
2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt
PuktoonEngr
 
sieving analysis and results interpretation
sieving analysis and results interpretationsieving analysis and results interpretation
sieving analysis and results interpretation
ssuser36d3051
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
Hitesh Mohapatra
 
Question paper of renewable energy sources
Question paper of renewable energy sourcesQuestion paper of renewable energy sources
Question paper of renewable energy sources
mahammadsalmanmech
 
digital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdfdigital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdf
drwaing
 
Embedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoringEmbedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoring
IJECEIAES
 
bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
Divyam548318
 
Exception Handling notes in java exception
Exception Handling notes in java exceptionException Handling notes in java exception
Exception Handling notes in java exception
Ratnakar Mikkili
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
Dr Ramhari Poudyal
 
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
IJECEIAES
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
NidhalKahouli2
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
SUTEJAS
 
Low power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniquesLow power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniques
nooriasukmaningtyas
 
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdfBPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
MIGUELANGEL966976
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
insn4465
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
kandramariana6
 

Recently uploaded (20)

Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
 
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELDEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
 
Swimming pool mechanical components design.pptx
Swimming pool  mechanical components design.pptxSwimming pool  mechanical components design.pptx
Swimming pool mechanical components design.pptx
 
2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt2. Operations Strategy in a Global Environment.ppt
2. Operations Strategy in a Global Environment.ppt
 
sieving analysis and results interpretation
sieving analysis and results interpretationsieving analysis and results interpretation
sieving analysis and results interpretation
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
 
Question paper of renewable energy sources
Question paper of renewable energy sourcesQuestion paper of renewable energy sources
Question paper of renewable energy sources
 
digital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdfdigital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdf
 
Embedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoringEmbedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoring
 
bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
 
Exception Handling notes in java exception
Exception Handling notes in java exceptionException Handling notes in java exception
Exception Handling notes in java exception
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
 
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
 
Low power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniquesLow power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniques
 
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdfBPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
 

ROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERS

  • 1. SESSION 3: TSN ROLE OF DIGITAL SIMULATION IN CONFIGURING N/W PARAMETERS Deepak Shankar Founder Mirabilis Design Inc. Email: dshankar@mirabilisdesign.com
  • 2. Industry Overview 6/8/2022 MIRABILIS DESIGN INC. 2 •Transition to Ethernet and Time-Sensitive Networks requires investments in new technologies • Connecting existing CAN, CAN/FD networks • Addition of Gateways • Configuring switches for the traffic • Adding security and wireless protocols •Huge number of parameters interact with topology configurations, use-cases and traffic profiles • Routing • Traffic stream allocations • Quality-of-Service (QoS) •Investment in research to determine the required set of parameters to tune Transition creates uncertainty while offer opportunities
  • 4. Current approach to System Design 6/8/2022 MIRABILIS DESIGN INC. 4 •Current approach to tune network parameters are based on • Spreadsheets • Python scripts • Open-source simulators • Field tests •Network configuration is done in two stages • Initialization – Default factory settings • Run time – Resources are reallocated, application streams are assignment new priorities and thresholds are adjusted Quick mechanism to get the Worst Case Execution Time
  • 5. Challenges in current approach 6/8/2022 MIRABILIS DESIGN INC. 5 •As the network become large, configuring initial values for the network parameters becomes difficult as well as the run time dynamism introduces uncertainty •Too many unpredictable behaviours are observed when assembled •Updating combinations of parameters during run time is huge effort •If fault are detected after assembling the system, then reconfiguring the network parameters or rearranging the topology is time consuming and resource intensive Concurrent operation, impact on the Real-Time software and response to Failure not considered
  • 6. Network Configuration Requires Expertise in Multiple Areas 6/8/2022 MIRABILIS DESIGN INC. 6
  • 7. ADAS is creating Complex Traffic Streams 6/8/2022 MIRABILIS DESIGN INC. 7 Testing of the configuration requires accurate traffic representation and cover every corner case
  • 8. Network Modeling must be Integrated into the Product Development, Test and Manufacturing Concept to Validation for the entire system Track 30 targets per minute Connect 5G and V2V Process 3 cameras, 4 Lidars & 5 Radars SW response time of 30 ms Gateways to ECAN, WiFi, BLE and TSN Product Idea Optimized Architecture ECU1 ADAS Brake AI/CCN TSN/CAN Select IP- Third- party & Custom Assemble Models Conduct Trade-offs Architecture Optimization Functional Analysis Validation Simulation Environment Documentation Traffic, Workload Use-cases IP Models SW Performance Measurement Hardware-in-the-Loop Integrate Data Center Communication
  • 9. Why Discrete-Event Simulation Network parameter configuration is not just about setting values ◦ Generate tests for software, provide a configuration executable for customers and partners, and early software development Discrete-event simulation supports concurrent traffic pattern ◦ For application-level testing to encompasses hardware, software, RTOS and network Discrete-event simulation transfers the packets through the model ◦ Critical for event data collection for manufacturability Integrate with real hardware and test equipment ◦ Downstream verification Study future challenges in failure testing and cyber-security ◦ Configure to accommodate for these impacts 6/8/2022 MIRABILIS DESIGN INC. 9
  • 10. How does a Discrete- Event Simulation Work? AUTOSAR, RTOS, VIRTUAL MACHINE, HYPERVISOR OPTIMIZE TO MEET PERFORMANCE USING EXISTING HW AND NW
  • 11. ADAS Logical Mapping to Network Engine function Brake function EPS function Body function ADAS function1 Other functions Engine ECU Brake ECU EPS ECU ADAS ECU ADAS function2 ADAS function3 ADAS functions Other ECU Gateway ECU Other ECU Logical arch Physical arch Other ECU Move to another network layer Map to physical ECU CAN BUS TSN Trade-off at Application-Level across distributed ECU Network
  • 12. Migration Applications Makes Discrete-event Simulation Valuable System-level experiment with Network Topology, Assignment of Tasks to ECU and ECUs to Network
  • 13. Migrating to High- Performance Servers DISTRIBUTED ECU TO INTEGRATED PLATFORM
  • 14. Auto HPC must be Evaluated at the Application-Context Need a single Discrete-Event Simulation ◦ Compare the performance improvement of centralized server ECU vs distributed ECU ◦ Compute the ECU processing requirements for safety, ADAS, control and comfort features ◦ Measure the response times to user and autonomous driving requests ◦ Design the network topology with selection of routing protocols and bandwidth sizing ◦ Failure analysis to view the impact of lost network link or ECU cores AI metrics provided ◦ Timing deadlines, data throughput, quality of service and energy consumption ◦ Core, OS and hypervisor utilization ◦ Task response times ◦ Buffer occupancy at each level ◦ Measure the power per computation Sizing, Evaluating Proposal and Measuring the Performance and Power Impacts
  • 15. End-to-end System Evaluation Sensor1 Sensor2 Sensor3 Sensor4 Sensor5 Sensor6 HPC/ECU1 Sensor10 Sensor9 Sensor7 Single ECU configuration Redundancy on the network and at the Server Fast multi-core processor with quicker response time Simulate traffic, network and ECU overhead to generate statistics
  • 16. Integrating with the Datacenter Interface 1 Interface 2 Interface 3 Interface n . . . OS1 OS2 OS3 OSn Task lookup Hypervisor Proc Core1 Proc Core2 Proc Core3 Proc Core4 Proc Core n SSD1 SSD2 SSD n HDD 1 HDD 2 HDD n Request 1 Request 2 Request n Datacenter
  • 17. Example using Discret- Event for Network Design DISTRIBUTED ECU TO INTEGRATED PLATFORM
  • 18. Example: Automotive Driving Network Lower cost, weight, power to meet the target performance
  • 19. Requirements 6/8/2022 MIRABILIS DESIGN INC. 19 •Response time for real time applications must be within constraints •Throughput requirements for each type of frame must be satisfied • Priority level 0 to Priority level 7 • CDT • Class A or B •Critical frames should not be buffered, or buffered for extended periods So many configuration options and tight requirements make the confluence difficult to comprehend
  • 20. Common Statistics to Design Parameters 6/8/2022 MIRABILIS DESIGN INC. 20 •End to End latency for traffic streams •Throughput between switch ports •Buffering in network switches and gateways • Overflow across switches •Credit usage per traffic class Evaluate statistics at the stream or port level while maintaining visibility of the overall system
  • 21. Top-View of the Vehicle Architecture CAN/ Eth Bus CAN/ Eth Bus CAN/ Eth Bus Wheel 1 Wheel 2 Wheel 3 Wheel 4 Break Pedal Proximit y Sensor Gyro Sensor Brake ECU Road sensor Engine CAN ECU CAN ECU CAN ECU N N N N N N N N N N N N Gateway N Leverage Libraries to build up the full starting model; Replace with IP blocks later
  • 22. VisualSim Model of a Braking System
  • 24. Statistics for Latency, Resources and Buffer Compare metrics along the same time line to understand the source of the problem
  • 25. Focusing on Gate Control List o Gate Control List (GCL) is configured as: o During Time Slot T1 only CDT frames can be sent. T1 period = 2.0e-3 o During Time Slot T2 AVB and BE can be sent. T2 period = 8.0e-3 o Guard Band period sent to be 5 usec o So roundtrip time = T1+T2+Guardband Period = 10.005 msec Deterministic traffic can be delayed if large packets are accommodated in the Best effort or AVB slots
  • 26. Statistics - Latency Notice spike in latency every roundtrip period (10.005 msec). This is because during T1 slot, only CDT can be sent out. So Latency for the AVB or BE frames coming in at that time will increase as it has to wait for T2 slot Quickly identify source of latency
  • 27. Statistics – Sendslope/Idleslope • IdleSlope is the line going up and sendSlope is the line going down • Y-axis shows the amount of credit available for AVB frames (class A and class B) • So IdleSlope represents the building up of credits • SendSlope shows the usage of credits • We can send a frame if and only if the credit available (y-axis) is >= 0 • If credit available is < 0, then we have to wait until the credit builds up Configure parameters by running parameter sweeps
  • 28. Statistics – Sendslope/Idleslope ❖ Notice that the credit builds up to the max credit on every roundtrip time (10.005msec) ❖ This is because during T1, only CDT frames are allowed and so the AVB frames will be waiting. So during this wait period , the credit for AVB frames will build up Worst case scenarios such as every device generating traffic at the same time is unrealistic and causes overdesign
  • 29. Statistics – Buffer Occupancy Notice spike in the buffer usage at every roundtrip time (10.005 msec). This is because, at those times, T1 slot will be active and CDT frames will be processed. So the AVB and BE frames have to wait in buffer till their slots (Gate) become active Detect the dependencies between parameters
  • 30. Identify Unpredictable Behavior at Early Design Stage Latency for CDT spiked • CDT frame misses the time slot Simulation Time ( Sec ) Latency ( Sec ) Ensure in all cases deterministic traffic is not delayed
  • 31. Decision •With the help of digital simulation, we were able to identify scenarios which can cause unpredictability to the critical data flow at an early stage and reconfigure the parameters accordingly. •Simulating the Bandwidth(BW), Maximum Interval Frame (MIF), Time Aware Shaper (TAS) and Credit Based Shaper (CBS) parameters gives an idea on what could happen with a worst-case scenario and determine optimal configuration 6/8/2022 MIRABILIS DESIGN INC. 31 Analytical and network calculus assist. But evaluating the network parameters require both concurrent behavior and real-time software behavior on ECU. Combine Communication, Computing and Scheduling
  • 32. ROLE OF DIGITAL SIMULATION IN CONFIGURING N/W PARAMETERS Deepak Shankar Founder Mirabilis Design Inc. Email: dshankar@mirabilisdesign.com