Rohit Kumar Pathak

architechture axi4 axi3 interconnect boundary masters and slaves test case functional verification verification rtl design vip test bench c system verilog amba protocol uvm soc ip axi