SlideShare a Scribd company logo
Presentation By:
Mohit Panchal
Guided by:
Prof. S.V. CHARATE
DR. S.K. JAIN
 DATA COMMUNICATION TYPES
 SYNCHRONOUS AND ASYNCHRONOUS
TRANSMISSION
 SERIAL COMMUNICATION IMPLEMENTATION
 TERMS USED IN SERIAL COMMUNICATION
 UART
 USART
 USB
 BIBLIOGRAPHY
1. Parallel
2. Serial
(i) Synchronous
(ii) Asynchronous
Serial versus Parallel Data Transfer
FIG.1
 In parallel transmission, all the bits of data
are transmitted simultaneously on separate
communication lines.
 Parallel transmission is used for short
distance communication.
 In order to transmit n bit , n wires or lines
are used.
 More costly.
 Faster than serial transmission.
 Data can be transmitted in less time.
 Many lines of communication, synchronized
bursts of data
Time
Transmitter Receiver
FIG.2
Bit by bit transmission of information in series
A B
Travels in series
FIG.3
 One line of communication, long string of
data
Time
Signal
 In serial transmission , the various bits of
data are transmitted serially one after the
other.
 It requires only one communication line
rather than n lines to transmit data from
sender to receiver.
 Thus all the bits of data are transmitted
 on single lines in serial fashion.
 Less costly.
 Long distance transmission.
 Data sent at one time multiple bytes.
 Start and stop bit not used.
 Gap between data units not present.
 Data transmission speed fast.
 Cost high.
 Transfer of data between two computer.
 Synchronization between sender and
receiver required.
 Sends only one character at a time (one byte
of data at a time)
 Synchronize two devices using Start Bit and
Stop Bit.
 Start bit refers to the start of the data.
Usually 0 is used for start bit.
 Stop bit indicates the end of data.more than
one bit can be used for end.
 Popular implementation is known as the
RS-232 serial connection found in
microcomputers
 Newer type of serial connections
◦ Universal Serial Bus (USB)
◦ IEEE 1394 serial connection that is also dubbed as
the Fire Wire connection
 The most popular standard
 Conforming serial ports
◦ Micro
◦ Minis and mainframes
 Sometimes these ports are also known as
the asynchronous ports
 It is also possible to conduct synchronous
transmission through these ports as well
SerialInterface
Parallel Digital
Data
Serial Digital Data
OutIn
Expansion
Bus
FIG.4
FIG.5
Source: Black BoxFIG.6
 Big Endian- MSB first, less significant bytes in
descending order
 Little Endian- MSB last, data in ascending
order
 Endian type determines how the data is
interpreted, and how it should be sent in both
serial and parallel communication.
 As cable lengths increase, signal quality
degrades
 As data transfer speed increases, signal
quality degrades much faster for increasing
length
TABLE-1
 Number of possible on/off switches per
second, based on the clock.
 Faster clock, faster bit rate
 Standard bit rates
Some typical bit rates
FIG.7
 Number of actual data bits per second
 Different from Bit Rate because of required
setup bits per word transmitted.
 BAUD register, sets speed
◦ TCLR : Clear baud rate timing chain bit
◦ SCP : Baud rate pre-scale select bits
◦ RCKB : Baud rate clock test bit
◦ SCR : SCI baud rate select bits
01234567
Read: 0 0
Write: TCLR RCKB SCR1 SCR0SCP00 SCP1 SCR2
◦ SCCR1 : Serial Communication Interface Control
Register 1
◦ R8 : Receive data bit 8
◦ T8 : Transmit data bit 8
◦ M : SCI character length bit
◦ WAKE : Wakeup method select bit
◦ Bits 0 - 2 & 5 are not used (always 0)
01234567
Read:
Write:
R8
T8 M Wake
0 0 0 0
SCCR2 : Serial Communication Control Register 2
TIE : Transmit interrupt enable bit
TCIE : Transmit complete interrupt enable bit
RIE : Receive interrupt enable bit
ILIE : Idle-line interrupt enable bit
TE : Transmit enable bit
RE : Receive enable bit
RWU : Receiver wakeup bit
SBK : Send break bit
01234567
Read:
Write:
RWU SBKTIE TETCIE RIE ILIE RE
 SCI status register
◦ TDRE : Transmit data register empty bit
◦ TC : Transmit complete bit
◦ RDRF : Receive data register full bit
◦ IDLE : Idle-line detect bit
◦ OR : Overrun error bit
◦ NF : Noise flag
◦ FE : Framing Error bit
◦ Bit 0 is not used (always 0)
01234567
Read:
Write:
TDRE TC RDRF IDLE OR NF FE 0
 SCI data register
◦ Two separate registers, same address
◦ Used to Read the Received data
◦ Used to Write the Transmit data
◦ R7 - R0 – Read bits
◦ T7 - T0 – Write bits
01234567
Read:
Write:
R7 R6 R5 R4 R3 R2 R1 R0
T7 T6 T5 T4 T3 T2 T1 T0
 UART (pronounced “You Art”) is an industry acronym
that stands for Universal Asynchronous Receiver
Transmitter. It is the interface circuitry between the
microprocessor and the serial port. This circuitry is
built in to the 8051 microcontroller.
 The UART is responsible for breaking apart bytes of
data and transmitting it one bit at a time (i.e. serially).
Likewise, the UART receives serialized bits and
converts them back into bytes. In practice, it’s a little
more complicated, but that’s the basic idea.
7-
28
 Transmitter (Tx) - converts data from parallel
to serial format
◦ inserts start and stop bits
◦ calculates and inserts parity bit if required
◦ output bit rate is determined by the UART clock
Serial output
Parallel
data
UART Clock from
baud rate generator
Status information
7-
29
1
0
Serial transmission is little endian (least significant bit first)
7-
30
◦ synchronises with transmitter using the falling edge of the
start bit.
◦ samples the input data line at a clock rate that is normally a
multiple of baud rate, typically 16 times the baud rate.
◦ reads each bit in middle of bit period (many modern UARTs
use a majority decision of the several samples to determine
the bit value)
◦ removes the start and stop bits, optional calculates and
checks the parity bit. Presents the received data value in
parallel form.
Serial input
Status information
Parallel
data
UART Clock from
baud rate generator
7-
31
Idle
waiting for
start bit
Start bit
1
First data bit
etc.
0
Start
detected
 Control registers
 Transmit
 Receive
 FIFO control
 Status
 Interrupt
 Interrupt enable
 Format control
 Baud rate control
7-
32
 Universal Synchronous Asynchronous
Receiver Transmitter
 used to send and receive small packets
(characters) over a serial line
◦ full or half duplex
 typically asynchronously
 5 – 9 bits of data
 2 or 3 framing bits
 start bit
 1 or 2 stop bits
 0 or 1 parity bits
 Must be agreed on by sender and receiver
before any exchanges can be made
 stop bit (1 to 0 transition)
 5 – 9 data bits
 0 or 1 parity bits (odd or even parity)
 1 or 2 stop bits (logic 0)
 Data input register
 Data output register
 Control register
◦ speed, data bits, parity, stop bits, start, stop
 Status register
◦ data ready, transmitting
 interrupts
◦ overflow, underflow, data ready, data sent
 Remember synchronization is on a character
by character basis
 check status
 load data register
 start transmit
 wait for transmission complete status or for
interrupt
 repeat
 poll status register for data ready or wait for
interrupt
 read data (save it)
 repeat
In 1994 a collaborative effort to design a
standard for peripheral devices was made
between Compaq, DEC, IBM, Intel, Microsoft,
NEC, and Nortel.
USB 1.0 was released January 1996. It has a
data transfer rate of 12 Mbit/s. However USB
did not become popular until its first revision,
in 1998. This revision featured the ability to
use either 12 Mbit/s(FS) or 1.5 Mbit/s(LS)
depending on the device being used.
April 2000, the specifications for USB 2.0 are
released. With a data transfer rate of 480
Mbit/s(HS) this revision was much more
superior than its predecessors. However, just
because this speed is manageable does not
mean that it is often met.
 http://en.wikipedia.org/wiki/usci
 www.technogyaan.com/serial_parallel_comm
 www.engineersworld.com/usci_facts
 www.engpaper.com/parallel_serial_interface
THANK YOU

More Related Content

What's hot

Endianness 8085
Endianness 8085Endianness 8085
Endianness 8085
ShivamSood22
 
Computer Architecture and Organization.pptx
Computer Architecture and Organization.pptxComputer Architecture and Organization.pptx
Computer Architecture and Organization.pptx
LearnersCoach
 
Registers and counters
Registers and countersRegisters and counters
Registers and counters
Heman Pathak
 
ARM stacks, subroutines, Cortex M3, LPC 214X
ARM  stacks, subroutines, Cortex M3, LPC 214XARM  stacks, subroutines, Cortex M3, LPC 214X
ARM stacks, subroutines, Cortex M3, LPC 214X
Karthik Vivek
 
10.data transmission
10.data transmission10.data transmission
10.data transmissionDeepak Sharma
 
Uart
UartUart
IoT Networking
IoT NetworkingIoT Networking
IoT Networking
Hitesh Mohapatra
 
Carry look ahead adder
Carry look ahead adderCarry look ahead adder
Carry look ahead adder
dragonpradeep
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
Suvendu Kumar Dash
 
Sequential circuit design
Sequential circuit designSequential circuit design
Sequential circuit design
Satya P. Joshi
 
Introducion to MSP430 Microcontroller.pptx
Introducion to MSP430 Microcontroller.pptxIntroducion to MSP430 Microcontroller.pptx
Introducion to MSP430 Microcontroller.pptx
Dr.YNM
 
Pipelining approach
Pipelining approachPipelining approach
Pipelining approach
GopinathD17
 
USB presentation by Mishuk
USB presentation by MishukUSB presentation by Mishuk
USB presentation by Mishuk
mks mk
 
6 STM32's USART.ppt
6 STM32's USART.ppt6 STM32's USART.ppt
6 STM32's USART.ppt
MdRayhanTanvir
 
Sensors in IOT
Sensors in IOTSensors in IOT
Sensors in IOT
ATS SBGI MIRAJ
 
8251 USART
8251 USART8251 USART
8251 USART
coolsdhanesh
 
introduction of arduino and node mcu
introduction of arduino and node mcuintroduction of arduino and node mcu
introduction of arduino and node mcu
6305HASANBASARI
 
microcontroller basics
microcontroller basicsmicrocontroller basics
microcontroller basics
sagar Ramdev
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O DevicesSlideshare
 

What's hot (20)

Endianness 8085
Endianness 8085Endianness 8085
Endianness 8085
 
Computer Architecture and Organization.pptx
Computer Architecture and Organization.pptxComputer Architecture and Organization.pptx
Computer Architecture and Organization.pptx
 
Registers and counters
Registers and countersRegisters and counters
Registers and counters
 
Usb
UsbUsb
Usb
 
ARM stacks, subroutines, Cortex M3, LPC 214X
ARM  stacks, subroutines, Cortex M3, LPC 214XARM  stacks, subroutines, Cortex M3, LPC 214X
ARM stacks, subroutines, Cortex M3, LPC 214X
 
10.data transmission
10.data transmission10.data transmission
10.data transmission
 
Uart
UartUart
Uart
 
IoT Networking
IoT NetworkingIoT Networking
IoT Networking
 
Carry look ahead adder
Carry look ahead adderCarry look ahead adder
Carry look ahead adder
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
 
Sequential circuit design
Sequential circuit designSequential circuit design
Sequential circuit design
 
Introducion to MSP430 Microcontroller.pptx
Introducion to MSP430 Microcontroller.pptxIntroducion to MSP430 Microcontroller.pptx
Introducion to MSP430 Microcontroller.pptx
 
Pipelining approach
Pipelining approachPipelining approach
Pipelining approach
 
USB presentation by Mishuk
USB presentation by MishukUSB presentation by Mishuk
USB presentation by Mishuk
 
6 STM32's USART.ppt
6 STM32's USART.ppt6 STM32's USART.ppt
6 STM32's USART.ppt
 
Sensors in IOT
Sensors in IOTSensors in IOT
Sensors in IOT
 
8251 USART
8251 USART8251 USART
8251 USART
 
introduction of arduino and node mcu
introduction of arduino and node mcuintroduction of arduino and node mcu
introduction of arduino and node mcu
 
microcontroller basics
microcontroller basicsmicrocontroller basics
microcontroller basics
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O Devices
 

Viewers also liked

Serial Communication Interfaces
Serial Communication InterfacesSerial Communication Interfaces
Serial Communication Interfaces
anishgoel
 
Communication protocols - Embedded Systems
Communication protocols - Embedded SystemsCommunication protocols - Embedded Systems
Communication protocols - Embedded Systems
Emertxe Information Technologies Pvt Ltd
 
Serial Communication
Serial CommunicationSerial Communication
Serial CommunicationRashmi
 
Pheripheral interface
Pheripheral interfacePheripheral interface
Presentation Michuel Ferreira - Green Software Awareness Survey Results Works...
Presentation Michuel Ferreira - Green Software Awareness Survey Results Works...Presentation Michuel Ferreira - Green Software Awareness Survey Results Works...
Presentation Michuel Ferreira - Green Software Awareness Survey Results Works...
Jaak Vlasveld
 
Swindon the making of an asic
Swindon the making of an asicSwindon the making of an asic
Swindon the making of an asic
SwindinSilicon
 
Software architecture
Software architectureSoftware architecture
Software architecture
Ahmad Raza Aslam
 
Combinational Circuits
Combinational CircuitsCombinational Circuits
Combinational Circuits
Dilum Bandara
 
Round robin scheduling
Round robin schedulingRound robin scheduling
Round robin scheduling
Raghav S
 
Universal Asynchronous Receive and transmit IP core
Universal Asynchronous Receive and transmit IP coreUniversal Asynchronous Receive and transmit IP core
Universal Asynchronous Receive and transmit IP core
Aneesh Raveendran
 
P H R M A C O L O G Y.. Treatment of Cough
P H R M A C O L O G Y.. Treatment of CoughP H R M A C O L O G Y.. Treatment of Cough
P H R M A C O L O G Y.. Treatment of CoughDr.Ebrahim Eltanbouly
 
SysTick, Timer & Watchdog
SysTick, Timer & WatchdogSysTick, Timer & Watchdog
SysTick, Timer & Watchdog
Giovanni Panice
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
Gaditek
 
Communication protocol presentation
Communication protocol presentationCommunication protocol presentation
Communication protocol presentation
Gopi A
 
Serial Communication
Serial CommunicationSerial Communication
Serial Communication
Yong Heui Cho
 
Communication protocols
Communication protocolsCommunication protocols
Communication protocols
Pantech ProLabs India Pvt Ltd
 
communication-protocols
 communication-protocols communication-protocols
communication-protocolsAli Kamil
 
UART
UARTUART
Rs232 485 fundamental
Rs232 485 fundamentalRs232 485 fundamental
Rs232 485 fundamental
rounak077
 

Viewers also liked (20)

Serial Communication Interfaces
Serial Communication InterfacesSerial Communication Interfaces
Serial Communication Interfaces
 
Communication protocols - Embedded Systems
Communication protocols - Embedded SystemsCommunication protocols - Embedded Systems
Communication protocols - Embedded Systems
 
Serial Communication
Serial CommunicationSerial Communication
Serial Communication
 
Pheripheral interface
Pheripheral interfacePheripheral interface
Pheripheral interface
 
Presentation Michuel Ferreira - Green Software Awareness Survey Results Works...
Presentation Michuel Ferreira - Green Software Awareness Survey Results Works...Presentation Michuel Ferreira - Green Software Awareness Survey Results Works...
Presentation Michuel Ferreira - Green Software Awareness Survey Results Works...
 
Swindon the making of an asic
Swindon the making of an asicSwindon the making of an asic
Swindon the making of an asic
 
Software architecture
Software architectureSoftware architecture
Software architecture
 
Combinational Circuits
Combinational CircuitsCombinational Circuits
Combinational Circuits
 
Round robin scheduling
Round robin schedulingRound robin scheduling
Round robin scheduling
 
Universal Asynchronous Receive and transmit IP core
Universal Asynchronous Receive and transmit IP coreUniversal Asynchronous Receive and transmit IP core
Universal Asynchronous Receive and transmit IP core
 
P H R M A C O L O G Y.. Treatment of Cough
P H R M A C O L O G Y.. Treatment of CoughP H R M A C O L O G Y.. Treatment of Cough
P H R M A C O L O G Y.. Treatment of Cough
 
SysTick, Timer & Watchdog
SysTick, Timer & WatchdogSysTick, Timer & Watchdog
SysTick, Timer & Watchdog
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
 
Communication protocol presentation
Communication protocol presentationCommunication protocol presentation
Communication protocol presentation
 
ASIC
ASICASIC
ASIC
 
Serial Communication
Serial CommunicationSerial Communication
Serial Communication
 
Communication protocols
Communication protocolsCommunication protocols
Communication protocols
 
communication-protocols
 communication-protocols communication-protocols
communication-protocols
 
UART
UARTUART
UART
 
Rs232 485 fundamental
Rs232 485 fundamentalRs232 485 fundamental
Rs232 485 fundamental
 

Similar to Universal Serial Communication Interface

serial-200505101453.pdf
serial-200505101453.pdfserial-200505101453.pdf
serial-200505101453.pdf
KiranG731731
 
Serial Communication
Serial CommunicationSerial Communication
Serial Communication
UshaRani289
 
UART project report by Tarun Khaneja ( 09034406598 )
UART project report by Tarun Khaneja ( 09034406598 )UART project report by Tarun Khaneja ( 09034406598 )
UART project report by Tarun Khaneja ( 09034406598 )
Tarun Khaneja
 
Lec 5
Lec 5Lec 5
Serial Communication In Atmega 16
Serial Communication In Atmega 16Serial Communication In Atmega 16
Serial Communication In Atmega 16Suren Kumar
 
Design and implementation of uart on soc
Design and implementation of uart on socDesign and implementation of uart on soc
Design and implementation of uart on soc
Ijrdt Journal
 
Serial Communication Uart soc
Serial Communication  Uart socSerial Communication  Uart soc
Serial Communication Uart soc
Satyam Sharma
 
Serial Communication in 8051
Serial Communication in 8051Serial Communication in 8051
Serial Communication in 8051
Sudhanshu Janwadkar
 
Embedded Communications Protocols UNIT 3PDF.pdf
Embedded Communications Protocols UNIT 3PDF.pdfEmbedded Communications Protocols UNIT 3PDF.pdf
Embedded Communications Protocols UNIT 3PDF.pdf
kanyaakiran
 
Serial Communication Interface with Error Detection
Serial Communication Interface with Error DetectionSerial Communication Interface with Error Detection
Serial Communication Interface with Error Detection
iosrjce
 
M010617376
M010617376M010617376
M010617376
IOSR Journals
 
Achieving Reduced Area and Power with Multi Bit Flip-Flop When Implemented In...
Achieving Reduced Area and Power with Multi Bit Flip-Flop When Implemented In...Achieving Reduced Area and Power with Multi Bit Flip-Flop When Implemented In...
Achieving Reduced Area and Power with Multi Bit Flip-Flop When Implemented In...
IJERA Editor
 
Implementation of UART with Status Register using Multi Bit Flip-Flop
Implementation of UART with Status Register using Multi Bit  Flip-FlopImplementation of UART with Status Register using Multi Bit  Flip-Flop
Implementation of UART with Status Register using Multi Bit Flip-Flop
IJMER
 
AN INTRODUCTION TO SERIAL PORT INTERFACING
AN INTRODUCTION TO SERIAL PORT INTERFACINGAN INTRODUCTION TO SERIAL PORT INTERFACING
AN INTRODUCTION TO SERIAL PORT INTERFACING
Total Project Solutions
 
Hands On Data Communications, Networking and TCP/IP Troubleshooting
Hands On Data Communications, Networking and TCP/IP TroubleshootingHands On Data Communications, Networking and TCP/IP Troubleshooting
Hands On Data Communications, Networking and TCP/IP Troubleshooting
Living Online
 
8251 USART.pptx
8251 USART.pptx8251 USART.pptx
8251 USART.pptx
MeenaAnusha1
 
8251 USART
8251 USART8251 USART
8251 USART
ShivamSood22
 
Microcontrollers and microprocessors in electrical communication engineering....
Microcontrollers and microprocessors in electrical communication engineering....Microcontrollers and microprocessors in electrical communication engineering....
Microcontrollers and microprocessors in electrical communication engineering....
ANKUSH445845
 

Similar to Universal Serial Communication Interface (20)

serial-200505101453.pdf
serial-200505101453.pdfserial-200505101453.pdf
serial-200505101453.pdf
 
Serial Communication
Serial CommunicationSerial Communication
Serial Communication
 
UART project report by Tarun Khaneja ( 09034406598 )
UART project report by Tarun Khaneja ( 09034406598 )UART project report by Tarun Khaneja ( 09034406598 )
UART project report by Tarun Khaneja ( 09034406598 )
 
Lec 5
Lec 5Lec 5
Lec 5
 
Serial Communication In Atmega 16
Serial Communication In Atmega 16Serial Communication In Atmega 16
Serial Communication In Atmega 16
 
Design and implementation of uart on soc
Design and implementation of uart on socDesign and implementation of uart on soc
Design and implementation of uart on soc
 
Serial Communication Uart soc
Serial Communication  Uart socSerial Communication  Uart soc
Serial Communication Uart soc
 
Serial Communication in 8051
Serial Communication in 8051Serial Communication in 8051
Serial Communication in 8051
 
Embedded Communications Protocols UNIT 3PDF.pdf
Embedded Communications Protocols UNIT 3PDF.pdfEmbedded Communications Protocols UNIT 3PDF.pdf
Embedded Communications Protocols UNIT 3PDF.pdf
 
Serial Communication Interface with Error Detection
Serial Communication Interface with Error DetectionSerial Communication Interface with Error Detection
Serial Communication Interface with Error Detection
 
M010617376
M010617376M010617376
M010617376
 
Achieving Reduced Area and Power with Multi Bit Flip-Flop When Implemented In...
Achieving Reduced Area and Power with Multi Bit Flip-Flop When Implemented In...Achieving Reduced Area and Power with Multi Bit Flip-Flop When Implemented In...
Achieving Reduced Area and Power with Multi Bit Flip-Flop When Implemented In...
 
Implementation of UART with Status Register using Multi Bit Flip-Flop
Implementation of UART with Status Register using Multi Bit  Flip-FlopImplementation of UART with Status Register using Multi Bit  Flip-Flop
Implementation of UART with Status Register using Multi Bit Flip-Flop
 
AN INTRODUCTION TO SERIAL PORT INTERFACING
AN INTRODUCTION TO SERIAL PORT INTERFACINGAN INTRODUCTION TO SERIAL PORT INTERFACING
AN INTRODUCTION TO SERIAL PORT INTERFACING
 
Uart wiki
Uart wikiUart wiki
Uart wiki
 
Hands On Data Communications, Networking and TCP/IP Troubleshooting
Hands On Data Communications, Networking and TCP/IP TroubleshootingHands On Data Communications, Networking and TCP/IP Troubleshooting
Hands On Data Communications, Networking and TCP/IP Troubleshooting
 
8251 USART.pptx
8251 USART.pptx8251 USART.pptx
8251 USART.pptx
 
8251 USART
8251 USART8251 USART
8251 USART
 
8251 a basic
8251 a basic8251 a basic
8251 a basic
 
Microcontrollers and microprocessors in electrical communication engineering....
Microcontrollers and microprocessors in electrical communication engineering....Microcontrollers and microprocessors in electrical communication engineering....
Microcontrollers and microprocessors in electrical communication engineering....
 

Recently uploaded

Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
karthi keyan
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
ViniHema
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
Pratik Pawar
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
DuvanRamosGarzon1
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Dr.Costas Sachpazis
 
Vaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdfVaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdf
Kamal Acharya
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
ShahidSultan24
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
MdTanvirMahtab2
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
ankuprajapati0525
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
bakpo1
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
Kamal Acharya
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
Halogenation process of chemical process industries
Halogenation process of chemical process industriesHalogenation process of chemical process industries
Halogenation process of chemical process industries
MuhammadTufail242431
 

Recently uploaded (20)

Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
 
Vaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdfVaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdf
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
Halogenation process of chemical process industries
Halogenation process of chemical process industriesHalogenation process of chemical process industries
Halogenation process of chemical process industries
 

Universal Serial Communication Interface

  • 1. Presentation By: Mohit Panchal Guided by: Prof. S.V. CHARATE DR. S.K. JAIN
  • 2.  DATA COMMUNICATION TYPES  SYNCHRONOUS AND ASYNCHRONOUS TRANSMISSION  SERIAL COMMUNICATION IMPLEMENTATION  TERMS USED IN SERIAL COMMUNICATION  UART  USART  USB  BIBLIOGRAPHY
  • 3. 1. Parallel 2. Serial (i) Synchronous (ii) Asynchronous
  • 4. Serial versus Parallel Data Transfer FIG.1
  • 5.  In parallel transmission, all the bits of data are transmitted simultaneously on separate communication lines.  Parallel transmission is used for short distance communication.  In order to transmit n bit , n wires or lines are used.  More costly.  Faster than serial transmission.  Data can be transmitted in less time.
  • 6.  Many lines of communication, synchronized bursts of data Time Transmitter Receiver FIG.2
  • 7. Bit by bit transmission of information in series A B Travels in series FIG.3
  • 8.  One line of communication, long string of data Time Signal
  • 9.  In serial transmission , the various bits of data are transmitted serially one after the other.  It requires only one communication line rather than n lines to transmit data from sender to receiver.  Thus all the bits of data are transmitted  on single lines in serial fashion.  Less costly.  Long distance transmission.
  • 10.  Data sent at one time multiple bytes.  Start and stop bit not used.  Gap between data units not present.  Data transmission speed fast.  Cost high.  Transfer of data between two computer.  Synchronization between sender and receiver required.
  • 11.  Sends only one character at a time (one byte of data at a time)  Synchronize two devices using Start Bit and Stop Bit.  Start bit refers to the start of the data. Usually 0 is used for start bit.  Stop bit indicates the end of data.more than one bit can be used for end.
  • 12.  Popular implementation is known as the RS-232 serial connection found in microcomputers  Newer type of serial connections ◦ Universal Serial Bus (USB) ◦ IEEE 1394 serial connection that is also dubbed as the Fire Wire connection
  • 13.  The most popular standard  Conforming serial ports ◦ Micro ◦ Minis and mainframes  Sometimes these ports are also known as the asynchronous ports  It is also possible to conduct synchronous transmission through these ports as well
  • 15. FIG.5
  • 17.  Big Endian- MSB first, less significant bytes in descending order  Little Endian- MSB last, data in ascending order  Endian type determines how the data is interpreted, and how it should be sent in both serial and parallel communication.
  • 18.  As cable lengths increase, signal quality degrades  As data transfer speed increases, signal quality degrades much faster for increasing length TABLE-1
  • 19.  Number of possible on/off switches per second, based on the clock.  Faster clock, faster bit rate  Standard bit rates Some typical bit rates FIG.7
  • 20.  Number of actual data bits per second  Different from Bit Rate because of required setup bits per word transmitted.
  • 21.  BAUD register, sets speed ◦ TCLR : Clear baud rate timing chain bit ◦ SCP : Baud rate pre-scale select bits ◦ RCKB : Baud rate clock test bit ◦ SCR : SCI baud rate select bits 01234567 Read: 0 0 Write: TCLR RCKB SCR1 SCR0SCP00 SCP1 SCR2
  • 22. ◦ SCCR1 : Serial Communication Interface Control Register 1 ◦ R8 : Receive data bit 8 ◦ T8 : Transmit data bit 8 ◦ M : SCI character length bit ◦ WAKE : Wakeup method select bit ◦ Bits 0 - 2 & 5 are not used (always 0) 01234567 Read: Write: R8 T8 M Wake 0 0 0 0
  • 23. SCCR2 : Serial Communication Control Register 2 TIE : Transmit interrupt enable bit TCIE : Transmit complete interrupt enable bit RIE : Receive interrupt enable bit ILIE : Idle-line interrupt enable bit TE : Transmit enable bit RE : Receive enable bit RWU : Receiver wakeup bit SBK : Send break bit 01234567 Read: Write: RWU SBKTIE TETCIE RIE ILIE RE
  • 24.  SCI status register ◦ TDRE : Transmit data register empty bit ◦ TC : Transmit complete bit ◦ RDRF : Receive data register full bit ◦ IDLE : Idle-line detect bit ◦ OR : Overrun error bit ◦ NF : Noise flag ◦ FE : Framing Error bit ◦ Bit 0 is not used (always 0) 01234567 Read: Write: TDRE TC RDRF IDLE OR NF FE 0
  • 25.  SCI data register ◦ Two separate registers, same address ◦ Used to Read the Received data ◦ Used to Write the Transmit data ◦ R7 - R0 – Read bits ◦ T7 - T0 – Write bits 01234567 Read: Write: R7 R6 R5 R4 R3 R2 R1 R0 T7 T6 T5 T4 T3 T2 T1 T0
  • 26.
  • 27.  UART (pronounced “You Art”) is an industry acronym that stands for Universal Asynchronous Receiver Transmitter. It is the interface circuitry between the microprocessor and the serial port. This circuitry is built in to the 8051 microcontroller.  The UART is responsible for breaking apart bytes of data and transmitting it one bit at a time (i.e. serially). Likewise, the UART receives serialized bits and converts them back into bytes. In practice, it’s a little more complicated, but that’s the basic idea.
  • 28. 7- 28  Transmitter (Tx) - converts data from parallel to serial format ◦ inserts start and stop bits ◦ calculates and inserts parity bit if required ◦ output bit rate is determined by the UART clock Serial output Parallel data UART Clock from baud rate generator Status information
  • 29. 7- 29 1 0 Serial transmission is little endian (least significant bit first)
  • 30. 7- 30 ◦ synchronises with transmitter using the falling edge of the start bit. ◦ samples the input data line at a clock rate that is normally a multiple of baud rate, typically 16 times the baud rate. ◦ reads each bit in middle of bit period (many modern UARTs use a majority decision of the several samples to determine the bit value) ◦ removes the start and stop bits, optional calculates and checks the parity bit. Presents the received data value in parallel form. Serial input Status information Parallel data UART Clock from baud rate generator
  • 31. 7- 31 Idle waiting for start bit Start bit 1 First data bit etc. 0 Start detected
  • 32.  Control registers  Transmit  Receive  FIFO control  Status  Interrupt  Interrupt enable  Format control  Baud rate control 7- 32
  • 33.  Universal Synchronous Asynchronous Receiver Transmitter  used to send and receive small packets (characters) over a serial line ◦ full or half duplex  typically asynchronously  5 – 9 bits of data  2 or 3 framing bits  start bit  1 or 2 stop bits  0 or 1 parity bits
  • 34.  Must be agreed on by sender and receiver before any exchanges can be made  stop bit (1 to 0 transition)  5 – 9 data bits  0 or 1 parity bits (odd or even parity)  1 or 2 stop bits (logic 0)
  • 35.  Data input register  Data output register  Control register ◦ speed, data bits, parity, stop bits, start, stop  Status register ◦ data ready, transmitting  interrupts ◦ overflow, underflow, data ready, data sent
  • 36.  Remember synchronization is on a character by character basis  check status  load data register  start transmit  wait for transmission complete status or for interrupt  repeat
  • 37.  poll status register for data ready or wait for interrupt  read data (save it)  repeat
  • 38.
  • 39. In 1994 a collaborative effort to design a standard for peripheral devices was made between Compaq, DEC, IBM, Intel, Microsoft, NEC, and Nortel.
  • 40. USB 1.0 was released January 1996. It has a data transfer rate of 12 Mbit/s. However USB did not become popular until its first revision, in 1998. This revision featured the ability to use either 12 Mbit/s(FS) or 1.5 Mbit/s(LS) depending on the device being used.
  • 41. April 2000, the specifications for USB 2.0 are released. With a data transfer rate of 480 Mbit/s(HS) this revision was much more superior than its predecessors. However, just because this speed is manageable does not mean that it is often met.
  • 42.  http://en.wikipedia.org/wiki/usci  www.technogyaan.com/serial_parallel_comm  www.engineersworld.com/usci_facts  www.engpaper.com/parallel_serial_interface