SlideShare a Scribd company logo
REGISTERS AND COUNTERS
By Dr. Heman Pathak
Chapter -7
Registers
 A register is a group of flip-flops with each flip-flop capable of
storing one bit of information.
 An n-bit register has a group of n flip-flops and is capable of
storing any binary information of n bits.
 In addition to the flip-flops, a register may have combinational
gates that perform certain data-processing tasks.
 In its broadest definition, a register consists of a group of flip-flops
and gates that effect their transition.
 The flip-flops hold the binary information and the gates control when
and how new information is transferred into the register.
Registers
Loading the Register
 The transfer of new information into a register is
referred to as loading the register.
 Serial load: (transfer in serial mode)
 Transfer of new binary information into a register bit by bit
 Number of clock pulses needed to load the register =
 Number of flip-flops in the register
 Parallel load: (transfer in parallel mode)
 If all the bits of the register are loaded simultaneously with
a common clock pulse transition, we say that the loading is
done in parallel .
Registers with Parallel Load (RS Flip-flop)
S R Q(T+1)
0 0 Q(T)
0 1 0
1 0 1
1 1 -
L S R Q(T+1)
0 0 0 Q(T)
1 I I’ I
1 1 0 1
1 0 1 0
L
I
I’
Registers with Parallel Load (D Flip-flop)
D Q(T+1)
0 0
1 1
L d Q(T+1)
0 Q(T) Q(T)
1 I I
1 1 1
1 0 0
L’
Q
L
I
Q
I
L
D
Shift Registers
 A register capable of shifting its binary information in
one or both directions is called a shift register.
Shift Registers (Shift-Right)
1101 0 0 0 0
110 1 0 0 0
11 0 1 0 0
1 1 0 1 0
1 1 0 1
Serial load: (transfer in serial mode)
Transfer of new binary information into a register bit by bit
Number of clock pulses needed to load the register =
Number of flip-flops in the register
Shift Registers (Shift-Left)
0 0 0 0 1101
0 0 0 1 101
0 0 1 1 01
0 1 1 0 1
1 1 0 1
Shift Registers
 A register capable of shifting its binary information in one or both directions is
called a shift register.
 The logical configuration of a shift register consists of a chain of flip-flops in
cascade, with the output of one flip-flop connected to the input of the next flip-
flop.
 All flip-flops receive common clock pulses that initiate the shift from one stage to
the next.
 The simplest possible shift register is one that uses only flip-flops (D).
 The output of a given flip-flop is connected to the D input of the flip-flop at its
right.
 The clock is common to all flip-flops.
 The serial input determines what goes into the leftmost position during the shift.
 The serial output is taken from the output of the rightmost flip-flop.
Serial Transfer
Sequential Circuit
Sequential Circuit
Sequential Circuit
Bidirectional Shift Register with Parallel Load
 A register capable of shifting in one direction only is
called a unidirectional shift register.
 A register that can shift in both directions is called a
bidirectional shift register.
 Some shift registers provide the necessary input and
output terminals for parallel transfer.
 The most general shift register has all the capabilities
listed below.
Bidirectional Shift Register with Parallel Load
The most general shift register has all the capabilities listed
below.
1. An input for clock pulses to synchronize all operations.
2. A shift-right operation and a serial input line associated with the shift
right.
3. A shift-left operation and a serial input line associated with the shift-left.
4. A parallel load operation and n input lines associated with the parallel
5. transfer.
6. n parallel output lines.
7. A control state that leaves the information in the register unchanged
8. even though clock pulses are applied continuously.
Bidirectional Shift Register with Parallel Load
A4
No Change A4
Shift Right SIR
Shift Left A3
Parallel Load I4
A3
No Change A3
Shift Right A4
Shift Left A2
Parallel Load I3
A2
No Change A2
Shift Right A3
Shift Left A1
Parallel Load I2
A1
No Change A1
Shift Right A2
Shift Left SIL
Parallel Load I1
A4 A3 A2 A1
Serial Addition
Serial Addition
Serial Addition
Asynchronous or Ripple Counter
 Counter is a sequential circuit which is used for counting input
pulses passing through it.
 Counters are of two types.
 Asynchronous or ripple counters.
 Synchronous counters.
 A ripple counter is an asynchronous counter where only the first
flip-flop is clocked by an external clock.
 All subsequent flip-flops are clocked by the output of the
preceding flip-flop.
 Asynchronous counters are also called ripple-counters because of
the way the clock pulse ripples it way through the flip-flops.
Binary Ripple Counter
 Negative-Edge-Triggered J-K Flip-Flop
Binary Ripple Counter
Binary Ripple Counter
Binary Ripple Counter
Binary Ripple Counter
Binary Down Ripple Counter
Take the output from the
complemented terminals of
all flip-flops
Binary Down Ripple Counter
Instead of Negative-Edge-Triggered
flip-flops use Positive-Edge-Triggered
flip-flops
Binary Down Ripple Counter
BCD or Decade Ripple Counter
 BCD or Decade Ripple Counter is a serial digital counter that counts
ten digits.
 As it can go through 10 unique combinations of output, it is also
called as “Decade counter”.
BCD or Decade Ripple Counter
CLK Q8 Q4 Q2 Q1
Q1
CLK J K
External 1 1
Q2
CLK J K
Q1 Q8’ 1
Q4
CLK J K
Q2 1 1
Q8
CLK J K
Q1 Q2Q4 1
BCD or Decade Ripple Counter
Q8 Q4 Q2 Q1
Q1
CLK J K
External 1 1
Q2
CLK J K
Q1 Q8’ 1
Q4
CLK J K
Q2 1 1
Q8
CLK J K
Q1 Q2Q4 1
BCD or Decade Ripple Counter
BCD or Decade Ripple Counter
Synchronous Counter
 Synchronous Counters are so called because the
clock input of all the individual flip-flops within the
counter are all clocked together at the same time by
the same clock signal
Synchronous Down Counter
`
`
`
`
Synchronous Up-Down Counter
UP Down Action A4 A3 A2 A1
0 0 No Change 0 0 0 0
0 1 Down Counter A3’A2’A1’ A2’A1’ A1’ 1
1 0 Up Counter A3A2A1 A2A1 A1 1
1 1 Not Allowed - - - -
Synchronous Up-Down Counter
Synchronous BCD Counter
Synchronous BCD Counter
TQ2
8421 00 01 11 10
00 0 1 1 0
01 0 1 1 0
11 X X X X
10 0 0 X X
TQ4
8421 00 01 11 10
00 0 0 1 0
01 0 0 1 0
11 X X X X
10 0 0 X X
TQ8
8421 00 01 11 10
00 0 0 0 0
01 0 0 1 0
11 X X X X
10 0 1 X X
Binary Counter with Parallel Load
 Counter is basically a register that goes through a predetermined
sequence of state.
 This counter can be loaded in parallel with 4-Bit input data.
Load Count Action
0 0 No Change
0 1 Count
1 0 Load
1 1 Load
J K Action
0 0 No Change
Q Q Count
I I’ Load
I I’ Load
Binary Counter with Parallel Load
Timing Sequences in Serial Mode
Word-Time Generation
Timing Signals in Parallel Mode
Ring Counter
 A ring counter is a type of counter composed of flip-
flops connected into a shift register, with the output of the
last flip-flop fed to the input of the first, making a "circular"
or "ring" structure.
Ring Counter
Straight ring counter
Q0 Q1 Q2 Q3
0 1 0 0 0
1 0 1 0 0
2 0 0 1 0
3 0 0 0 1
0 1 0 0 0
1 0 1 0 0
2 0 0 1 0
3 0 0 0 1
0 1 0 0 0
Ring Counter
Ring Counter
Johnson Counter
 In Johnson counter, the complemented output of last flip
flop is connected to input of first flip flop.
Johnson Counter
Johnson Counter
Total number of used states = 2*n =2*4 = 8
Total number of unused states = 2n – 2*n = 24-2*4 = 8
 Advantages of Johnson counter:
 It can count twice the number of states the ring counter can count.
 Johnson ring counter is used to count the data in a continuous loop.
 Johnson counter is a self-decoding circuit.
 Disadvantages of Johnson counter:
 Johnson counter doesn’t count in a binary sequence.
 more number of states remain unutilized than the states being utilized.
 The number of flip flops needed is one half the number of timing signals.
Johnson Counter
A B C D
0 0 1 0
1 0 0 1
0 1 0 0
1 0 1 0
1 1 0 1
0 1 1 0
1 0 1 1
0 1 0 1
Integrated Circuits
 An integrated circuit (IC) is a small silicon
semiconductor crystal called a chip, containing
the electronic components for the digital gates.
 The various gates are interconnected inside the
chip to form the required circuit.
 The chip is mounted in a ceramic or plastic
container, and connections are welded by thin
gold wires to external pins to form the integrated
circuit.
 The number of pins may range from 14 in a small
IC package to 100 or more in a larger package.
Integrated Circuits
 As the technology of ICs has improved, the number of gates that can
be put in a single chip has increased considerably.
 Small-scale integration (SSI) devices contain several independent
gates in a single package. The inputs and outputs of the gates are
connected directly to the pins in the package. The number of gates is
usually less than 10 and is limited by the number of pins available in
the IC.
 Medium-scale integration (MSI) devices have a complexity of
approximately10 to 200 gates in a single package. They usually
perform specific elementary digital functions such as decoders,
adders, and registers.
Integrated Circuits
 LSI Large-scale integration (LSI) devices contain between 200 and a
few thousand gates in a single package. They include digital
systems, such as processors, memory chips, and programmable
modules.
 Very-large-scale integration (VLSI) devices contain thousands of gates
within a single package. Examples are large memory arrays and
complex microcomputer chips. Because of their small size and low
cost, VLSI devices have revolutionized the computer system design
technology, giving designers the capability to create structures that
previously were not economical.
Digital Logic Families
 Digital integrated circuits are classified not only by their logic operation
but also by the specific circuit technology to which they belong.
 The circuit technology is referred to as a digital logic family.
 Each logic family has its own basic electronic circuit upon which more
complex digital circuits and functions are developed.
 The basic circuit in each technology is either a NAND, a NOR, or an
inverter gate.
 The electronic components that are employed in the construction of the
basic circuit are usually used for the name of the technology.
 Many different logic families of integrated circuits have been introduced
commercially.
Digital Logic Families
 TTL - Transistor-transistor logic
 ECL - Emitter-coupled logic
 MOS - Metal-oxide semiconductor
 CMOS - Complementary metal-oxide semiconductor
 I2L - Integrated Injection Logic
Transistor-Transistor Logic
 TTL is a widespread logic family that has been in operation for many
years and is considered as standard.
 The transistor-transistor logic family was an evolution of a previous
technology that used diodes and transistors for the basic NAND gate.
 This technology was called DTL, for "diode-transistor logic." Later the
diodes were replaced by transistors to improve the circuit operation and
the name of the logic family was changed to "transistor-transistor logic."
 This is the reason for mentioning the word "transistor" twice.
 Power supply voltage for TTL circuits is 5 volts, and the two logic levels are
approximately 0 and 3.5 volts.
Transistor-Transistor Logic
Emitter-Coupled Logic (ECL)
 The emitter-coupled logic (ECL) family provides the
highest-speed digital circuits in integrated form.
 ECL is used in systems such as supercomputers and signal
processors where high speed is essential.
 The transistors in ECL gates operate in a non-saturated
state, a condition that allows the achievement of
propagation delays of 1 to 2 nanoseconds.
Emitter-Coupled Logic (ECL)
Metal-Oxide Semiconductor (MOS)
 The metal-oxide semiconductor (MOS) is a unipolar transistor that
depends on the flow of only one type of carrier, which may be
electrons (n-channel) or holes (p-channel).
 This is in contrast to the bipolar transistor used in TTL and ECL gates,
where both carriers exist during normal operation.
 A p-channel MOS is referred to as PMOS and an n-channel as
NMOS.
 NMOS is the one that is commonly used in circuits with only one type
of MOS transistor.
Complementary MOS (CMOS)
 The complementary MOS (CMOS) technology uses PMOS
and NMOS transistors connected in a complementary
fashion in all circuits.
 The most important advantages of CMOS over bipolar
are the high packing density of circuits, a simpler
processing technique during fabrication, and a more
economical operation because of low power consumption.
Complementary MOS (CMOS)
INTEGRATED INJECTION LOGIC
 Integrated injection logic (IIL, I2L, or I2L) is a class of digital circuits built with
multiple collector bipolar junction transistors (BJT).
 When introduced it had speed comparable to TTL yet was almost as low power as
CMOS, making it ideal for use in VLSI (and larger) integrated circuits.
 The gates can be made smaller with this logic family than with CMOS because
complementary transistors are not needed.
 Although the logic voltage levels are very close (High: 0.7V, Low: 0.2V), I2L has
high noise immunity because it operates by current instead of voltage.
 I2L was developed in 1971 by Siegfried K. Wiedmann and Horst H. Berger who
originally called it merged-transistor logic (MTL).
 A disadvantage of this logic family is that the gates draw power when not
switching unlike with CMOS.
Registers and counters

More Related Content

What's hot

Registers
RegistersRegisters
Registers
Sanjeev Patel
 
BCD ADDER
BCD ADDER BCD ADDER
digital Counter
digital Counterdigital Counter
digital Counter
shamshad alam
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
Unsa Shakir
 
Digital communications 1
Digital communications 1Digital communications 1
Digital communications 1Jojie Cepeda
 
Counters
CountersCounters
Counters
umair khan
 
Counter
CounterCounter
Counter
Naufal Qodari
 
Introduction to Counters
Introduction to CountersIntroduction to Counters
Introduction to Counters
ISMT College
 
Lecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential LogicLecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential LogicJames Evangelos
 
Chapter 1 Introduction to Digital Logic
Chapter 1 Introduction to Digital LogicChapter 1 Introduction to Digital Logic
Chapter 1 Introduction to Digital Logic
ISMT College
 
Digital electronics
Digital electronicsDigital electronics
Digital Registers & Counters
Digital Registers & CountersDigital Registers & Counters
Digital Registers & Counters
university of education,Lahore
 
Parity Generator and Parity Checker
Parity Generator and Parity CheckerParity Generator and Parity Checker
Parity Generator and Parity Checker
Jignesh Navdiya
 
Registers and counters
Registers and counters Registers and counters
Registers and counters Deepak John
 
Counters
CountersCounters
Counters
Ketaki_Pattani
 
Ditial to Analog Converter
Ditial to Analog ConverterDitial to Analog Converter
Ditial to Analog Converter
Gauravsinh Parmar
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
gourav kottawar
 
Digital Electronics - Counters
Digital Electronics - CountersDigital Electronics - Counters
Digital Electronics - Counters
Jayakrishnan J
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic Circuit
Ramasubbu .P
 

What's hot (20)

Registers
RegistersRegisters
Registers
 
Basics of digital electronics
Basics of digital electronicsBasics of digital electronics
Basics of digital electronics
 
BCD ADDER
BCD ADDER BCD ADDER
BCD ADDER
 
digital Counter
digital Counterdigital Counter
digital Counter
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
 
Digital communications 1
Digital communications 1Digital communications 1
Digital communications 1
 
Counters
CountersCounters
Counters
 
Counter
CounterCounter
Counter
 
Introduction to Counters
Introduction to CountersIntroduction to Counters
Introduction to Counters
 
Lecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential LogicLecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential Logic
 
Chapter 1 Introduction to Digital Logic
Chapter 1 Introduction to Digital LogicChapter 1 Introduction to Digital Logic
Chapter 1 Introduction to Digital Logic
 
Digital electronics
Digital electronicsDigital electronics
Digital electronics
 
Digital Registers & Counters
Digital Registers & CountersDigital Registers & Counters
Digital Registers & Counters
 
Parity Generator and Parity Checker
Parity Generator and Parity CheckerParity Generator and Parity Checker
Parity Generator and Parity Checker
 
Registers and counters
Registers and counters Registers and counters
Registers and counters
 
Counters
CountersCounters
Counters
 
Ditial to Analog Converter
Ditial to Analog ConverterDitial to Analog Converter
Ditial to Analog Converter
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
 
Digital Electronics - Counters
Digital Electronics - CountersDigital Electronics - Counters
Digital Electronics - Counters
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic Circuit
 

Similar to Registers and counters

Register counters.readonly
Register counters.readonlyRegister counters.readonly
Register counters.readonly
VARSHAKUMARI49
 
Digital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdfDigital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdf
Kannan Kanagaraj
 
Ch2
Ch2Ch2
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
Arti Parab Academics
 
Admission in india 2015
Admission in india 2015Admission in india 2015
Admission in india 2015
Edhole.com
 
FYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersFYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I Counters
Arti Parab Academics
 
digital elctronics
digital elctronicsdigital elctronics
digital elctronics
Asif Iqbal
 
Admission in india 2015
Admission in india 2015Admission in india 2015
Admission in india 2015
Edhole.com
 
B sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registersB sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registers
Rai University
 
Unit4_DE.pptx
Unit4_DE.pptxUnit4_DE.pptx
Unit4_DE.pptx
PriyankaJain98423
 
Overview of Shift register and applications
Overview of Shift register and applicationsOverview of Shift register and applications
Overview of Shift register and applications
Karthik Kumar
 
counters and resister presentations.pptx
counters and resister presentations.pptxcounters and resister presentations.pptx
counters and resister presentations.pptx
arushika2211
 
14827 shift registers
14827 shift registers14827 shift registers
14827 shift registers
Sandeep Kumar
 
Sequential circuits Sequential circuits1
Sequential circuits Sequential circuits1Sequential circuits Sequential circuits1
Sequential circuits Sequential circuits1
ssuser6feece1
 
Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4
Asif Iqbal
 
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
MaryJacob24
 
Module 4 registers and counters
Module 4 registers and counters Module 4 registers and counters
Module 4 registers and counters
Deepak John
 
Sequential circuit design
Sequential circuit designSequential circuit design
Sequential circuit design
Satya P. Joshi
 

Similar to Registers and counters (20)

Register counters.readonly
Register counters.readonlyRegister counters.readonly
Register counters.readonly
 
Dns module3 p3
Dns module3 p3Dns module3 p3
Dns module3 p3
 
Dns module3 p3_shift registers
Dns module3 p3_shift registersDns module3 p3_shift registers
Dns module3 p3_shift registers
 
Digital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdfDigital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdf
 
Ch2
Ch2Ch2
Ch2
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
 
Admission in india 2015
Admission in india 2015Admission in india 2015
Admission in india 2015
 
FYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersFYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I Counters
 
digital elctronics
digital elctronicsdigital elctronics
digital elctronics
 
Admission in india 2015
Admission in india 2015Admission in india 2015
Admission in india 2015
 
B sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registersB sc cs i bo-de u-iii counters & registers
B sc cs i bo-de u-iii counters & registers
 
Unit4_DE.pptx
Unit4_DE.pptxUnit4_DE.pptx
Unit4_DE.pptx
 
Overview of Shift register and applications
Overview of Shift register and applicationsOverview of Shift register and applications
Overview of Shift register and applications
 
counters and resister presentations.pptx
counters and resister presentations.pptxcounters and resister presentations.pptx
counters and resister presentations.pptx
 
14827 shift registers
14827 shift registers14827 shift registers
14827 shift registers
 
Sequential circuits Sequential circuits1
Sequential circuits Sequential circuits1Sequential circuits Sequential circuits1
Sequential circuits Sequential circuits1
 
Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4
 
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
2 bit comparator, 4 1 Multiplexer, 1 4 Demultiplexer, Flip Flops and Register...
 
Module 4 registers and counters
Module 4 registers and counters Module 4 registers and counters
Module 4 registers and counters
 
Sequential circuit design
Sequential circuit designSequential circuit design
Sequential circuit design
 

More from Heman Pathak

Interconnection Network
Interconnection NetworkInterconnection Network
Interconnection Network
Heman Pathak
 
Central processing unit
Central processing unitCentral processing unit
Central processing unit
Heman Pathak
 
Sequential Circuit
Sequential CircuitSequential Circuit
Sequential Circuit
Heman Pathak
 
Combinational logic 2
Combinational logic 2Combinational logic 2
Combinational logic 2
Heman Pathak
 
Combinational logic 1
Combinational logic 1Combinational logic 1
Combinational logic 1
Heman Pathak
 
Simplification of Boolean Function
Simplification of Boolean FunctionSimplification of Boolean Function
Simplification of Boolean Function
Heman Pathak
 
Chapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic GatesChapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic Gates
Heman Pathak
 
Chapter 7: Matrix Multiplication
Chapter 7: Matrix MultiplicationChapter 7: Matrix Multiplication
Chapter 7: Matrix Multiplication
Heman Pathak
 
Elementary Parallel Algorithms
Elementary Parallel AlgorithmsElementary Parallel Algorithms
Elementary Parallel Algorithms
Heman Pathak
 
Chapter 5: Mapping and Scheduling
Chapter  5: Mapping and SchedulingChapter  5: Mapping and Scheduling
Chapter 5: Mapping and Scheduling
Heman Pathak
 
Cost optimal algorithm
Cost optimal algorithmCost optimal algorithm
Cost optimal algorithm
Heman Pathak
 
Chapter 4: Parallel Programming Languages
Chapter 4: Parallel Programming LanguagesChapter 4: Parallel Programming Languages
Chapter 4: Parallel Programming Languages
Heman Pathak
 
Parallel Algorithm for Graph Coloring
Parallel Algorithm for Graph Coloring Parallel Algorithm for Graph Coloring
Parallel Algorithm for Graph Coloring
Heman Pathak
 
Parallel Algorithms
Parallel AlgorithmsParallel Algorithms
Parallel Algorithms
Heman Pathak
 
Chapter 1 - introduction - parallel computing
Chapter  1 - introduction - parallel computingChapter  1 - introduction - parallel computing
Chapter 1 - introduction - parallel computing
Heman Pathak
 

More from Heman Pathak (15)

Interconnection Network
Interconnection NetworkInterconnection Network
Interconnection Network
 
Central processing unit
Central processing unitCentral processing unit
Central processing unit
 
Sequential Circuit
Sequential CircuitSequential Circuit
Sequential Circuit
 
Combinational logic 2
Combinational logic 2Combinational logic 2
Combinational logic 2
 
Combinational logic 1
Combinational logic 1Combinational logic 1
Combinational logic 1
 
Simplification of Boolean Function
Simplification of Boolean FunctionSimplification of Boolean Function
Simplification of Boolean Function
 
Chapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic GatesChapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic Gates
 
Chapter 7: Matrix Multiplication
Chapter 7: Matrix MultiplicationChapter 7: Matrix Multiplication
Chapter 7: Matrix Multiplication
 
Elementary Parallel Algorithms
Elementary Parallel AlgorithmsElementary Parallel Algorithms
Elementary Parallel Algorithms
 
Chapter 5: Mapping and Scheduling
Chapter  5: Mapping and SchedulingChapter  5: Mapping and Scheduling
Chapter 5: Mapping and Scheduling
 
Cost optimal algorithm
Cost optimal algorithmCost optimal algorithm
Cost optimal algorithm
 
Chapter 4: Parallel Programming Languages
Chapter 4: Parallel Programming LanguagesChapter 4: Parallel Programming Languages
Chapter 4: Parallel Programming Languages
 
Parallel Algorithm for Graph Coloring
Parallel Algorithm for Graph Coloring Parallel Algorithm for Graph Coloring
Parallel Algorithm for Graph Coloring
 
Parallel Algorithms
Parallel AlgorithmsParallel Algorithms
Parallel Algorithms
 
Chapter 1 - introduction - parallel computing
Chapter  1 - introduction - parallel computingChapter  1 - introduction - parallel computing
Chapter 1 - introduction - parallel computing
 

Recently uploaded

AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Soumen Santra
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
heavyhaig
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
The Role of Electrical and Electronics Engineers in IOT Technology.pdf
The Role of Electrical and Electronics Engineers in IOT Technology.pdfThe Role of Electrical and Electronics Engineers in IOT Technology.pdf
The Role of Electrical and Electronics Engineers in IOT Technology.pdf
Nettur Technical Training Foundation
 
Investor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptxInvestor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptx
AmarGB2
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Christina Lin
 
Fundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptxFundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptx
manasideore6
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
Kamal Acharya
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
zwunae
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
ChristineTorrepenida1
 
PPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testingPPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testing
anoopmanoharan2
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABSDESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
itech2017
 
Steel & Timber Design according to British Standard
Steel & Timber Design according to British StandardSteel & Timber Design according to British Standard
Steel & Timber Design according to British Standard
AkolbilaEmmanuel1
 

Recently uploaded (20)

AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
The Role of Electrical and Electronics Engineers in IOT Technology.pdf
The Role of Electrical and Electronics Engineers in IOT Technology.pdfThe Role of Electrical and Electronics Engineers in IOT Technology.pdf
The Role of Electrical and Electronics Engineers in IOT Technology.pdf
 
Investor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptxInvestor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptx
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
 
Fundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptxFundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptx
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
 
PPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testingPPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testing
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABSDESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
DESIGN AND ANALYSIS OF A CAR SHOWROOM USING E TABS
 
Steel & Timber Design according to British Standard
Steel & Timber Design according to British StandardSteel & Timber Design according to British Standard
Steel & Timber Design according to British Standard
 

Registers and counters

  • 1. REGISTERS AND COUNTERS By Dr. Heman Pathak Chapter -7
  • 2. Registers  A register is a group of flip-flops with each flip-flop capable of storing one bit of information.  An n-bit register has a group of n flip-flops and is capable of storing any binary information of n bits.  In addition to the flip-flops, a register may have combinational gates that perform certain data-processing tasks.  In its broadest definition, a register consists of a group of flip-flops and gates that effect their transition.  The flip-flops hold the binary information and the gates control when and how new information is transferred into the register.
  • 4. Loading the Register  The transfer of new information into a register is referred to as loading the register.  Serial load: (transfer in serial mode)  Transfer of new binary information into a register bit by bit  Number of clock pulses needed to load the register =  Number of flip-flops in the register  Parallel load: (transfer in parallel mode)  If all the bits of the register are loaded simultaneously with a common clock pulse transition, we say that the loading is done in parallel .
  • 5. Registers with Parallel Load (RS Flip-flop) S R Q(T+1) 0 0 Q(T) 0 1 0 1 0 1 1 1 - L S R Q(T+1) 0 0 0 Q(T) 1 I I’ I 1 1 0 1 1 0 1 0 L I I’
  • 6.
  • 7. Registers with Parallel Load (D Flip-flop) D Q(T+1) 0 0 1 1 L d Q(T+1) 0 Q(T) Q(T) 1 I I 1 1 1 1 0 0 L’ Q L I Q I L D
  • 8.
  • 9. Shift Registers  A register capable of shifting its binary information in one or both directions is called a shift register.
  • 10. Shift Registers (Shift-Right) 1101 0 0 0 0 110 1 0 0 0 11 0 1 0 0 1 1 0 1 0 1 1 0 1 Serial load: (transfer in serial mode) Transfer of new binary information into a register bit by bit Number of clock pulses needed to load the register = Number of flip-flops in the register
  • 11. Shift Registers (Shift-Left) 0 0 0 0 1101 0 0 0 1 101 0 0 1 1 01 0 1 1 0 1 1 1 0 1
  • 12. Shift Registers  A register capable of shifting its binary information in one or both directions is called a shift register.  The logical configuration of a shift register consists of a chain of flip-flops in cascade, with the output of one flip-flop connected to the input of the next flip- flop.  All flip-flops receive common clock pulses that initiate the shift from one stage to the next.  The simplest possible shift register is one that uses only flip-flops (D).  The output of a given flip-flop is connected to the D input of the flip-flop at its right.  The clock is common to all flip-flops.  The serial input determines what goes into the leftmost position during the shift.  The serial output is taken from the output of the rightmost flip-flop.
  • 17. Bidirectional Shift Register with Parallel Load  A register capable of shifting in one direction only is called a unidirectional shift register.  A register that can shift in both directions is called a bidirectional shift register.  Some shift registers provide the necessary input and output terminals for parallel transfer.  The most general shift register has all the capabilities listed below.
  • 18. Bidirectional Shift Register with Parallel Load The most general shift register has all the capabilities listed below. 1. An input for clock pulses to synchronize all operations. 2. A shift-right operation and a serial input line associated with the shift right. 3. A shift-left operation and a serial input line associated with the shift-left. 4. A parallel load operation and n input lines associated with the parallel 5. transfer. 6. n parallel output lines. 7. A control state that leaves the information in the register unchanged 8. even though clock pulses are applied continuously.
  • 19. Bidirectional Shift Register with Parallel Load A4 No Change A4 Shift Right SIR Shift Left A3 Parallel Load I4 A3 No Change A3 Shift Right A4 Shift Left A2 Parallel Load I3 A2 No Change A2 Shift Right A3 Shift Left A1 Parallel Load I2 A1 No Change A1 Shift Right A2 Shift Left SIL Parallel Load I1 A4 A3 A2 A1
  • 20.
  • 24. Asynchronous or Ripple Counter  Counter is a sequential circuit which is used for counting input pulses passing through it.  Counters are of two types.  Asynchronous or ripple counters.  Synchronous counters.  A ripple counter is an asynchronous counter where only the first flip-flop is clocked by an external clock.  All subsequent flip-flops are clocked by the output of the preceding flip-flop.  Asynchronous counters are also called ripple-counters because of the way the clock pulse ripples it way through the flip-flops.
  • 25. Binary Ripple Counter  Negative-Edge-Triggered J-K Flip-Flop
  • 30. Binary Down Ripple Counter Take the output from the complemented terminals of all flip-flops
  • 31. Binary Down Ripple Counter Instead of Negative-Edge-Triggered flip-flops use Positive-Edge-Triggered flip-flops
  • 33. BCD or Decade Ripple Counter  BCD or Decade Ripple Counter is a serial digital counter that counts ten digits.  As it can go through 10 unique combinations of output, it is also called as “Decade counter”.
  • 34. BCD or Decade Ripple Counter CLK Q8 Q4 Q2 Q1 Q1 CLK J K External 1 1 Q2 CLK J K Q1 Q8’ 1 Q4 CLK J K Q2 1 1 Q8 CLK J K Q1 Q2Q4 1
  • 35. BCD or Decade Ripple Counter Q8 Q4 Q2 Q1 Q1 CLK J K External 1 1 Q2 CLK J K Q1 Q8’ 1 Q4 CLK J K Q2 1 1 Q8 CLK J K Q1 Q2Q4 1
  • 36. BCD or Decade Ripple Counter
  • 37. BCD or Decade Ripple Counter
  • 38. Synchronous Counter  Synchronous Counters are so called because the clock input of all the individual flip-flops within the counter are all clocked together at the same time by the same clock signal
  • 40. Synchronous Up-Down Counter UP Down Action A4 A3 A2 A1 0 0 No Change 0 0 0 0 0 1 Down Counter A3’A2’A1’ A2’A1’ A1’ 1 1 0 Up Counter A3A2A1 A2A1 A1 1 1 1 Not Allowed - - - -
  • 43. Synchronous BCD Counter TQ2 8421 00 01 11 10 00 0 1 1 0 01 0 1 1 0 11 X X X X 10 0 0 X X TQ4 8421 00 01 11 10 00 0 0 1 0 01 0 0 1 0 11 X X X X 10 0 0 X X TQ8 8421 00 01 11 10 00 0 0 0 0 01 0 0 1 0 11 X X X X 10 0 1 X X
  • 44. Binary Counter with Parallel Load  Counter is basically a register that goes through a predetermined sequence of state.  This counter can be loaded in parallel with 4-Bit input data. Load Count Action 0 0 No Change 0 1 Count 1 0 Load 1 1 Load J K Action 0 0 No Change Q Q Count I I’ Load I I’ Load
  • 45.
  • 46. Binary Counter with Parallel Load
  • 47.
  • 48. Timing Sequences in Serial Mode
  • 50. Timing Signals in Parallel Mode
  • 51. Ring Counter  A ring counter is a type of counter composed of flip- flops connected into a shift register, with the output of the last flip-flop fed to the input of the first, making a "circular" or "ring" structure.
  • 52. Ring Counter Straight ring counter Q0 Q1 Q2 Q3 0 1 0 0 0 1 0 1 0 0 2 0 0 1 0 3 0 0 0 1 0 1 0 0 0 1 0 1 0 0 2 0 0 1 0 3 0 0 0 1 0 1 0 0 0
  • 55. Johnson Counter  In Johnson counter, the complemented output of last flip flop is connected to input of first flip flop.
  • 57. Johnson Counter Total number of used states = 2*n =2*4 = 8 Total number of unused states = 2n – 2*n = 24-2*4 = 8  Advantages of Johnson counter:  It can count twice the number of states the ring counter can count.  Johnson ring counter is used to count the data in a continuous loop.  Johnson counter is a self-decoding circuit.  Disadvantages of Johnson counter:  Johnson counter doesn’t count in a binary sequence.  more number of states remain unutilized than the states being utilized.  The number of flip flops needed is one half the number of timing signals.
  • 58. Johnson Counter A B C D 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1
  • 59. Integrated Circuits  An integrated circuit (IC) is a small silicon semiconductor crystal called a chip, containing the electronic components for the digital gates.  The various gates are interconnected inside the chip to form the required circuit.  The chip is mounted in a ceramic or plastic container, and connections are welded by thin gold wires to external pins to form the integrated circuit.  The number of pins may range from 14 in a small IC package to 100 or more in a larger package.
  • 60. Integrated Circuits  As the technology of ICs has improved, the number of gates that can be put in a single chip has increased considerably.  Small-scale integration (SSI) devices contain several independent gates in a single package. The inputs and outputs of the gates are connected directly to the pins in the package. The number of gates is usually less than 10 and is limited by the number of pins available in the IC.  Medium-scale integration (MSI) devices have a complexity of approximately10 to 200 gates in a single package. They usually perform specific elementary digital functions such as decoders, adders, and registers.
  • 61. Integrated Circuits  LSI Large-scale integration (LSI) devices contain between 200 and a few thousand gates in a single package. They include digital systems, such as processors, memory chips, and programmable modules.  Very-large-scale integration (VLSI) devices contain thousands of gates within a single package. Examples are large memory arrays and complex microcomputer chips. Because of their small size and low cost, VLSI devices have revolutionized the computer system design technology, giving designers the capability to create structures that previously were not economical.
  • 62. Digital Logic Families  Digital integrated circuits are classified not only by their logic operation but also by the specific circuit technology to which they belong.  The circuit technology is referred to as a digital logic family.  Each logic family has its own basic electronic circuit upon which more complex digital circuits and functions are developed.  The basic circuit in each technology is either a NAND, a NOR, or an inverter gate.  The electronic components that are employed in the construction of the basic circuit are usually used for the name of the technology.  Many different logic families of integrated circuits have been introduced commercially.
  • 63. Digital Logic Families  TTL - Transistor-transistor logic  ECL - Emitter-coupled logic  MOS - Metal-oxide semiconductor  CMOS - Complementary metal-oxide semiconductor  I2L - Integrated Injection Logic
  • 64. Transistor-Transistor Logic  TTL is a widespread logic family that has been in operation for many years and is considered as standard.  The transistor-transistor logic family was an evolution of a previous technology that used diodes and transistors for the basic NAND gate.  This technology was called DTL, for "diode-transistor logic." Later the diodes were replaced by transistors to improve the circuit operation and the name of the logic family was changed to "transistor-transistor logic."  This is the reason for mentioning the word "transistor" twice.  Power supply voltage for TTL circuits is 5 volts, and the two logic levels are approximately 0 and 3.5 volts.
  • 66. Emitter-Coupled Logic (ECL)  The emitter-coupled logic (ECL) family provides the highest-speed digital circuits in integrated form.  ECL is used in systems such as supercomputers and signal processors where high speed is essential.  The transistors in ECL gates operate in a non-saturated state, a condition that allows the achievement of propagation delays of 1 to 2 nanoseconds.
  • 68. Metal-Oxide Semiconductor (MOS)  The metal-oxide semiconductor (MOS) is a unipolar transistor that depends on the flow of only one type of carrier, which may be electrons (n-channel) or holes (p-channel).  This is in contrast to the bipolar transistor used in TTL and ECL gates, where both carriers exist during normal operation.  A p-channel MOS is referred to as PMOS and an n-channel as NMOS.  NMOS is the one that is commonly used in circuits with only one type of MOS transistor.
  • 69. Complementary MOS (CMOS)  The complementary MOS (CMOS) technology uses PMOS and NMOS transistors connected in a complementary fashion in all circuits.  The most important advantages of CMOS over bipolar are the high packing density of circuits, a simpler processing technique during fabrication, and a more economical operation because of low power consumption.
  • 71. INTEGRATED INJECTION LOGIC  Integrated injection logic (IIL, I2L, or I2L) is a class of digital circuits built with multiple collector bipolar junction transistors (BJT).  When introduced it had speed comparable to TTL yet was almost as low power as CMOS, making it ideal for use in VLSI (and larger) integrated circuits.  The gates can be made smaller with this logic family than with CMOS because complementary transistors are not needed.  Although the logic voltage levels are very close (High: 0.7V, Low: 0.2V), I2L has high noise immunity because it operates by current instead of voltage.  I2L was developed in 1971 by Siegfried K. Wiedmann and Horst H. Berger who originally called it merged-transistor logic (MTL).  A disadvantage of this logic family is that the gates draw power when not switching unlike with CMOS.