SlideShare a Scribd company logo
1 of 62
Download to read offline
Analog IC Design
BITS Pilani
Pilani Campus ANU GUPTAp
BITS PilaniBITS Pilani
Pilani Campus
Analog Layout Techniques
Organisation
• Design rules, Schematic to layout, vice versa,
• cross-sectional diagram, big layouts
• Matched componentsp
 Over-etching errors
unit components designunit components design
design using non unit component
 Boundary condition matching Boundary condition matching
Common centroid layout, parasitic cap estimation
BITS Pilani, Pilani Campus
Scalable design rules-----same set can be used for next
tech generation by changing λ. Worst case values of
spacings, widths etc. are used , so can’t be an optimized
set. e. g. MOSIS design rulesg g
Absolute design rules----optimized set but same set can’t
be used for next tech gen. Entire new set is to be
created.
BITS Pilani, Pilani Campus
Tanner
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
4 NAND GATES4 NAND GATES
CADENCE
MOS LAYOUT
λ
λ 2λ
2λ
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
λ
5λ
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Junction cap-
single transistorsingle transistor
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Other layouts of MOS
Annular transistor
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Elongated annular
transistor
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Dense MOS layouts
metal1metal1
metal2
B t t i t
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Waffle transistor Bent transistor
Compute w/L?
Circuit And Layout
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Try more examples
How to reduce parasitic
capacitances?
Careful layout by junction sharing
CAPACITOR LAYOUTS
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
RESISTOR LAYOUT
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Matching Issues
Large device => many small unit devicesg y
Same boundary conditions for devices
BITS Pilani, Pilani Campus
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Overetching –
MOS dimensions
(W/L)u = 8um/2um= 4 desired
MOS dimensions
After over etching ---
(W/L)u = 7um/1um= 7; 0.5um= ∆e
LL
∆e
Poly layer
w Over etched Poly layer
BITS Pilani, Pilani Campus
Absolute dimension of MOS
Remedy---use Unit components w=L
(W/L)u = 10um/10um, RATIO=1
Remedy---use Unit components w=L
After fab. (W/L)u  8um/8um, RATIO=1
Conclusion—Abs. dimensions change, ratio does not
changechange
BITS Pilani, Pilani Campus
Ratio of matched devices
• (W/L)1 = 2, (W/L)2 = 8, ratio= 4
Ratio of matched devices
( )1 , ( )2 ,
• We take unit device (W/L)u = 10um/10um
• After fab. (W/L)u  8um/8um( )u
(W/L)2 8(W/L)u
4
( )2 ( )u
(W/L)1 2(W/L)u
= =4
Thus, ratio remains same, if same unit
device is used
Application of technique
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS PilaniBITS Pilani
Pilani Campus
Layout of CAPACITORSLayout of CAPACITORS
CAPACITOR LAYOUTS
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Over-Etching
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Let
C1/ C2 = 3.4 = 2+1.4
= [6/3] + [1.4/1][6/3] [1.4/1]
[6/3]---can be implemented by using unit[6/3]---can be implemented by using unit
capacitors
[1 4/1]---we require non unit capacitor[1.4/1]---we require non unit capacitor
Mismatch can occur due to second term
BITS Pilani, Pilani Campus
No mismatch conditionNo mismatch condition
• We should design non unit cap Such thatWe should design non unit cap. Such that
ratio (1.4) remains constant even after
overetchingoveretching
H t d i ?• How to design?
• What is the condition?
Condition
= c1
c2c
εr1= εr2
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Non unit sized cap dim.
estimation
= 1 4
estimation
= 1.4
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS PilaniBITS Pilani
Pilani Campus
Boundary condition matchingBoundary condition matching
Common centroid layout
What if unit devices change randomly?g y
Since one device is facing larger change in dimension,g g g
maintaining constant ratio would be difficult.
So We should have same change in all unit devices how?So, We should have same change in all unit devices. how?
Inter-digitization
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Reduce mismatches
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
D DD
S
SS
S S
Bulk (backgate contact)
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
RESISTOR LAYOUT
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Big Resistor
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BIG RESISTOR (unit components)
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Multi fingered
Common Centroid layoutCommon Centroid layout
Parasitic cap. calculation of
MOS device
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
20λ 6λ 6λ 6λ
5λ 5λ
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Fingered layout
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
View of fingered layout
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS PilaniBITS Pilani
Pilani Campus
ENDEND

More Related Content

What's hot

Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)shaik sharief
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical designDeiptii Das
 
Physical design
Physical design Physical design
Physical design Mantra VLSI
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design slpinjare
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notesDr.YNM
 
Understanding cts log_messages
Understanding cts log_messagesUnderstanding cts log_messages
Understanding cts log_messagesMujahid Mohammed
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layoutE ER Yash nagaria
 
Physical Verification Design.pdf
Physical Verification Design.pdfPhysical Verification Design.pdf
Physical Verification Design.pdfAhmed Abdelazeem
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...VLSI SYSTEM Design
 
crosstalk minimisation using vlsi
crosstalk minimisation using vlsicrosstalk minimisation using vlsi
crosstalk minimisation using vlsisubhradeep mitra
 
Lect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process ConcernLect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process Concernvein
 
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignAdvanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignDr. Shivananda Koteshwar
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlockseInfochips (An Arrow Company)
 

What's hot (20)

Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical design
 
Nmi Presentation Sept 2007
Nmi Presentation Sept 2007Nmi Presentation Sept 2007
Nmi Presentation Sept 2007
 
Physical design
Physical design Physical design
Physical design
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notes
 
Physical design
Physical design Physical design
Physical design
 
Understanding cts log_messages
Understanding cts log_messagesUnderstanding cts log_messages
Understanding cts log_messages
 
Back end[1] debdeep
Back end[1]  debdeepBack end[1]  debdeep
Back end[1] debdeep
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layout
 
Physical Verification Design.pdf
Physical Verification Design.pdfPhysical Verification Design.pdf
Physical Verification Design.pdf
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
 
crosstalk minimisation using vlsi
crosstalk minimisation using vlsicrosstalk minimisation using vlsi
crosstalk minimisation using vlsi
 
Lect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process ConcernLect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process Concern
 
Inputs of physical design
Inputs of physical designInputs of physical design
Inputs of physical design
 
Crosstalk.pdf
Crosstalk.pdfCrosstalk.pdf
Crosstalk.pdf
 
Pd flow i
Pd flow iPd flow i
Pd flow i
 
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignAdvanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip Design
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOW
 

Viewers also liked

Analog Layout and Process Concern
Analog Layout and Process ConcernAnalog Layout and Process Concern
Analog Layout and Process Concernasinghsaroj
 
IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010
IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010
IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010Claire O'Keeffe
 
finfet & dg-fet technology
finfet & dg-fet technologyfinfet & dg-fet technology
finfet & dg-fet technologyKritika Ramesh
 
Fast and Parallel Webpage Layout
Fast and Parallel Webpage LayoutFast and Parallel Webpage Layout
Fast and Parallel Webpage LayoutTian Pan
 
Design of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller Chip
Design of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller ChipDesign of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller Chip
Design of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller ChipWaqas Tariq
 
Design and simulation of sayeh processor using verilog copy 1445752708332
Design and simulation of sayeh processor using verilog   copy 1445752708332Design and simulation of sayeh processor using verilog   copy 1445752708332
Design and simulation of sayeh processor using verilog copy 1445752708332akanksha sharma
 
Trigate transistors and future processors
Trigate transistors and future processors Trigate transistors and future processors
Trigate transistors and future processors Chinmay Chepurwar
 
Ehud tzuri 3 d challanges new
Ehud tzuri 3 d challanges    newEhud tzuri 3 d challanges    new
Ehud tzuri 3 d challanges newchiportal
 
Vlsi design-manual
Vlsi design-manualVlsi design-manual
Vlsi design-manualAmbuj Jha
 
Ee560 mos theory_p101
Ee560 mos theory_p101Ee560 mos theory_p101
Ee560 mos theory_p101bheemsain
 
Full custom Ic design Implementation of low power priority encoder
Full custom Ic design Implementation of low power priority encoderFull custom Ic design Implementation of low power priority encoder
Full custom Ic design Implementation of low power priority encodersrikanth kalemla
 

Viewers also liked (20)

Analog Layout and Process Concern
Analog Layout and Process ConcernAnalog Layout and Process Concern
Analog Layout and Process Concern
 
Layout rules
Layout rulesLayout rules
Layout rules
 
IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010
IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010
IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010
 
finfet & dg-fet technology
finfet & dg-fet technologyfinfet & dg-fet technology
finfet & dg-fet technology
 
Analog vlsi
Analog vlsiAnalog vlsi
Analog vlsi
 
Finfets
FinfetsFinfets
Finfets
 
Fast and Parallel Webpage Layout
Fast and Parallel Webpage LayoutFast and Parallel Webpage Layout
Fast and Parallel Webpage Layout
 
Layout02 (1)
Layout02 (1)Layout02 (1)
Layout02 (1)
 
Design of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller Chip
Design of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller ChipDesign of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller Chip
Design of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller Chip
 
Multithreading Fundamentals
Multithreading FundamentalsMultithreading Fundamentals
Multithreading Fundamentals
 
Design and simulation of sayeh processor using verilog copy 1445752708332
Design and simulation of sayeh processor using verilog   copy 1445752708332Design and simulation of sayeh processor using verilog   copy 1445752708332
Design and simulation of sayeh processor using verilog copy 1445752708332
 
Chapter 3 cmos(class2)
Chapter 3 cmos(class2)Chapter 3 cmos(class2)
Chapter 3 cmos(class2)
 
GAA nano wire FET
GAA nano wire FETGAA nano wire FET
GAA nano wire FET
 
Trigate transistors and future processors
Trigate transistors and future processors Trigate transistors and future processors
Trigate transistors and future processors
 
Ehud tzuri 3 d challanges new
Ehud tzuri 3 d challanges    newEhud tzuri 3 d challanges    new
Ehud tzuri 3 d challanges new
 
Vlsi design-manual
Vlsi design-manualVlsi design-manual
Vlsi design-manual
 
Ee560 mos theory_p101
Ee560 mos theory_p101Ee560 mos theory_p101
Ee560 mos theory_p101
 
Full custom Ic design Implementation of low power priority encoder
Full custom Ic design Implementation of low power priority encoderFull custom Ic design Implementation of low power priority encoder
Full custom Ic design Implementation of low power priority encoder
 
Atm Simulator
Atm SimulatorAtm Simulator
Atm Simulator
 
15 mosfet threshold voltage
15 mosfet threshold voltage15 mosfet threshold voltage
15 mosfet threshold voltage
 

Similar to Aicd cmos layouts

DSECLZG519- Mathematical foundations Lec5
DSECLZG519- Mathematical foundations Lec5DSECLZG519- Mathematical foundations Lec5
DSECLZG519- Mathematical foundations Lec5harshrajput769601
 
Quantitative methods minimal spanning tree and dijkstra [compatibility mode]
Quantitative methods minimal spanning tree and dijkstra [compatibility mode]Quantitative methods minimal spanning tree and dijkstra [compatibility mode]
Quantitative methods minimal spanning tree and dijkstra [compatibility mode]adarsh
 
L4 2-2-types of modularity of prod archi
L4 2-2-types of modularity of prod archiL4 2-2-types of modularity of prod archi
L4 2-2-types of modularity of prod archiKumaresh Deenadhayalan
 
helloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppt
helloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppthelloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppt
helloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.pptshantanujoshi445
 
Quantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstraQuantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstraadarsh
 
Quantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstraQuantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstraadarsh
 

Similar to Aicd cmos layouts (7)

DSECLZG519- Mathematical foundations Lec5
DSECLZG519- Mathematical foundations Lec5DSECLZG519- Mathematical foundations Lec5
DSECLZG519- Mathematical foundations Lec5
 
Quantitative methods minimal spanning tree and dijkstra [compatibility mode]
Quantitative methods minimal spanning tree and dijkstra [compatibility mode]Quantitative methods minimal spanning tree and dijkstra [compatibility mode]
Quantitative methods minimal spanning tree and dijkstra [compatibility mode]
 
L4 2-2-types of modularity of prod archi
L4 2-2-types of modularity of prod archiL4 2-2-types of modularity of prod archi
L4 2-2-types of modularity of prod archi
 
helloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppt
helloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppthelloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppt
helloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppt
 
Lect1 rtos
Lect1 rtosLect1 rtos
Lect1 rtos
 
Quantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstraQuantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstra
 
Quantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstraQuantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstra
 

Recently uploaded

APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAssociation for Project Management
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104misteraugie
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactPECB
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphThiyagu K
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introductionMaksud Ahmed
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Krashi Coaching
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxheathfieldcps1
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeThiyagu K
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...EduSkills OECD
 
social pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajansocial pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajanpragatimahajan3
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfchloefrazer622
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptxVS Mahajan Coaching Centre
 
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdfBASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdfSoniaTolstoy
 
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...Sapna Thakur
 
Mastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionMastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionSafetyChain Software
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityGeoBlogs
 
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...fonyou31
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactdawncurless
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Disha Kariya
 

Recently uploaded (20)

APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across Sectors
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot Graph
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
 
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
social pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajansocial pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajan
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdf
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
 
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdfBASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
 
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
 
Mastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionMastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory Inspection
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impact
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..
 

Aicd cmos layouts