This document provides an overview of FinFET technology. It defines FinFET as a non-planar, double gate transistor built on an SOI substrate, where the conducting channel is wrapped by a thin silicon fin. Due to its dual gate structure, FinFET has better control over short channel effects compared to planar MOSFETs. It also allows for higher integration density than planar MOSFETs. Additionally, FinFET fabrication is relatively simple. The document discusses FinFET structure, recent developments, fabrication mechanisms, advantages/limitations, and applications.

1. “We are just an advanced breed of monkeys on a
minor planet of a very average star. But we can
understand the Universe. That makes us something
very special.”
- Stephen Hawking.

2. FinFET Architecture Analysis and
Fabrication Mechanism
M.A.Qadeer
Department of Electronics
and Communication
Mahatma Gandhi Institute of
Technology
Sai Sujith
Seelam
Department of Electronics
and Communication
Mahatma Gandhi Institute of

3. Topics
 Introduction
 Why FinFET??????
 Evaluation and comparison of FinFET
technology.
 What are FinFET’s???
 Structure & Architecture Analysis
 Recent FinFET Development
 Fabrication Mechanism
 Advantages and Limitations of FinFET
circuit design tradeoff’s
 Applications of FinFET Technology

4. The term “FINFET”
describes a non-planar,
double gate transistor built
on an SOI substrate,
based on the single gate
transistor design.
The important
characteristics of FINFET is
that the conducting
channel is wrapped by a
thin Si “fin”, which forms
the body of the device.
The thickness of the fin
determines the effective
channel length of the
device.

28. To summarize, in FinFET due to dual gate
structure it has better controlling over
several short channel effect such as VT
roll off, DIBL, subthreshold swing, gate
direct tunnelling leakage and hot carrier
effects compare to the planner MOSFET
FinFET has higher integration density
compare to the planner MOSFET. Also
fabrication of the FinFET is easiest

29. [1] NTUEE SEMINAR CHUNG HSUN LI
[2]Yang kayo-Choi, Leland Chang, Pushkar Ranade, Jeong-Soo
Lee, Daewoo Ha, Siam Balasubramanian,
Aditya Agarwal, Mike Ameen, Tus-Jae King and Jeffrey Boor.
“FinFET Process Refinements for Improved for Mobility and Gate
Work Function Engineering,” pp. 259-262, in IEDM Tech., 2002.
[3] Jovanovich, T. Sligo, P. Biljanović, L.K. Naiver, “FinFET
technology for wide-channel devices with ultra-thin silicon body”.
[4] Bin Yu, Leland Chang*, Shelby Ahmed, Haiphong Wang, Scott
Bell, Chih-Yuh Yang, Cyrus Tabery,Chau Ho, Qi Xiang, Tzu-Jae
King*, Jeffrey Boor*, Chamming Hu*, Ming-Ren Lin, and David
Kyser, “FinFET Scaling to 10nm Gate Length,” IEEE-2002.
[5] Venkatnarayan Hariharan, 2005, “EEs801 Seminar report
FinFETs,” http://www.ee.iitb.ac.in
[6] Asif I. Khan and Muhammad K. Ashraf, “Study of Electron
Distribution of Undoped Ultra Thin Body Symmetric Double Gate