SlideShare a Scribd company logo
Analog VLSI Design Nguyen Cao Qui
Introduction to  the course ,[object Object],[object Object],[object Object],[object Object],[object Object]
Introduction to  the course ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Introduction to  the course ,[object Object],[object Object],[object Object],C onversion 10 ‘ Scale ABCB 0.0 F 4.0 D 4.5 D+ 5.0 C 6.0 C+ 7.0 B 7.8 B+ 8.5 A
CONTENTS ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Chapter 1 Introduction to CMOS Design ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Introduction to CMOS Design ,[object Object]
 
The CMOS IC Design Process ,[object Object],[object Object],[object Object],[object Object]
 
 
 
2. CMOS Background ,[object Object],[object Object],NMOS PMOS
2. CMOS Background ,[object Object]
2. CMOS Background ,[object Object],[object Object],[object Object],[object Object],95% of ICs are fabricated in CMOS
3. Technology Scale Down ,[object Object]
3. Technology Scale Down
Chapter 2: The Well ,[object Object],[object Object],[object Object],[object Object]
Chapter 2: The Well ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Chapter 2: The Well ,[object Object]
Chapter 2: The Well ,[object Object]
2.1 Patterning ,[object Object]
2.1 Patterning
2.1 Patterning
2.1.1 Patterning the N-well
2.2 Laying Out the N-well
2.2.1 Design Rules for the N-well
2.3 Resistance Calculation
2.3 Resistance Calculation
2.3 Resistance Calculation ,[object Object]
2.4. PN Junction Physics -  Capacitance
2.4. PN Junction Physics -  Capacitance
2.5. Design Rules for the Well
Chapter 3: The Metal Layers ,[object Object],[object Object],[object Object]
3.1 The Bonding Pad ,[object Object]
3.1.1 Laying Out the Pad
Capacitance of Metal-to-Substrate
Insulator - Overglass layer
3.2 Design and Layout Using the Metal Layers ,[object Object]
An Example Layout
3.2.2 Parasitics Associated with the  Metal Layers
Intrinsic Propagation Delay ,[object Object],The delay of the metal line Where
3.2.3 Design Rules for the Metal Layers
A Layout Trick for the Metal Layers
3.2.4 Contact Resistance
3.4 Layout Examples
3.4 Layout Examples
3.4 Layout Examples
3.4 Layout Examples
3.4 Layout Examples
Chapter 4:   The Active and Poly Layers ,[object Object],[object Object],[object Object],[object Object]
Chapter 4:   The Active and Poly Layers ,[object Object],[object Object],[object Object],[object Object]
4.1 Layout using the Active and  Poly Layers ,[object Object]
The P- and N-Select Layers
The P- and N-Select Layers
The Poly Layer ,[object Object],[object Object],[object Object]
Layout and cross-sectional views of a MOSFET.
Layout and cross-sectional views of a MOSFET.
Layout and cross-sectional views of a MOSFET.
The Poly Wire ,[object Object],[object Object],[object Object],[object Object],[object Object]
The Poly Wire
4.1.1 Process Flow
4.1.1 Process Flow
4.2 Connecting Wires to Poly and Active
4.2 Connecting Wires to Poly and Active
Connecting the P-Substrate to Ground
Layout of an N-Well Resistor
Layout of an NMOS Device
Layout of a PMOS Device
Design Rules
Design Rules
 

More Related Content

What's hot

Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
Diwaker Pant
 
Introduction to VLSI
Introduction to VLSIIntroduction to VLSI
Introduction to VLSI
Shams Tabrej
 

What's hot (20)

Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGNSHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : Introduction
 
WPE
WPEWPE
WPE
 
Second order effects
Second order effectsSecond order effects
Second order effects
 
ESD protection
ESD protection ESD protection
ESD protection
 
Finfet Technology
Finfet TechnologyFinfet Technology
Finfet Technology
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Matching concept in Microelectronics
Matching concept in MicroelectronicsMatching concept in Microelectronics
Matching concept in Microelectronics
 
Cmos fabrication
Cmos fabricationCmos fabrication
Cmos fabrication
 
Short Channel Effect In MOSFET
Short Channel Effect In MOSFETShort Channel Effect In MOSFET
Short Channel Effect In MOSFET
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
GAA nano wire FET
GAA nano wire FETGAA nano wire FET
GAA nano wire FET
 
Power dissipation cmos
Power dissipation cmosPower dissipation cmos
Power dissipation cmos
 
Introduction to VLSI
Introduction to VLSIIntroduction to VLSI
Introduction to VLSI
 
mos transistor
mos transistormos transistor
mos transistor
 
MOS transistor 13
MOS transistor 13MOS transistor 13
MOS transistor 13
 
Finfets
FinfetsFinfets
Finfets
 
Silicon on Insulator (SOI) Technology
Silicon on Insulator (SOI) TechnologySilicon on Insulator (SOI) Technology
Silicon on Insulator (SOI) Technology
 
Mos transistor theory
Mos transistor theoryMos transistor theory
Mos transistor theory
 

Viewers also liked

Lect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process ConcernLect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process Concern
vein
 
Cmos design
Cmos designCmos design
Cmos design
Mahi
 
Introduction to VLSI
Introduction to VLSI Introduction to VLSI
Introduction to VLSI
illpa
 
lect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_ruleslect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_rules
vein
 
Vlsi techniques
Vlsi techniquesVlsi techniques
Vlsi techniques
arpit1010
 
CMOS Analog Design Lect 1
CMOS Analog Design  Lect 1CMOS Analog Design  Lect 1
CMOS Analog Design Lect 1
carlosgalup
 
CMOS Analog Design Lect 2
CMOS Analog Design   Lect 2CMOS Analog Design   Lect 2
CMOS Analog Design Lect 2
carlosgalup
 
Lab inv l
Lab inv lLab inv l
Lab inv l
mkkalai
 

Viewers also liked (20)

Lect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process ConcernLect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process Concern
 
Layout rules
Layout rulesLayout rules
Layout rules
 
Basics Of VLSI
Basics Of VLSIBasics Of VLSI
Basics Of VLSI
 
Cmos design
Cmos designCmos design
Cmos design
 
Introduction to VLSI
Introduction to VLSI Introduction to VLSI
Introduction to VLSI
 
vlsi design summer training ppt
vlsi design summer training pptvlsi design summer training ppt
vlsi design summer training ppt
 
lect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_ruleslect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_rules
 
Vlsi techniques
Vlsi techniquesVlsi techniques
Vlsi techniques
 
CMOS Analog Design Lect 1
CMOS Analog Design  Lect 1CMOS Analog Design  Lect 1
CMOS Analog Design Lect 1
 
Basic CMOS differential pair (qualitative analysis)
Basic CMOS differential pair (qualitative analysis)Basic CMOS differential pair (qualitative analysis)
Basic CMOS differential pair (qualitative analysis)
 
CMOS Analog Design Lect 2
CMOS Analog Design   Lect 2CMOS Analog Design   Lect 2
CMOS Analog Design Lect 2
 
Trends and challenges in vlsi
Trends and challenges in vlsiTrends and challenges in vlsi
Trends and challenges in vlsi
 
Vlsi
VlsiVlsi
Vlsi
 
Aicd cmos layouts
Aicd cmos layoutsAicd cmos layouts
Aicd cmos layouts
 
VLSI circuit design process
VLSI circuit design processVLSI circuit design process
VLSI circuit design process
 
Full custom Ic design Implementation of low power priority encoder
Full custom Ic design Implementation of low power priority encoderFull custom Ic design Implementation of low power priority encoder
Full custom Ic design Implementation of low power priority encoder
 
Vlsi design-manual
Vlsi design-manualVlsi design-manual
Vlsi design-manual
 
VLSi
VLSiVLSi
VLSi
 
CMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverterCMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverter
 
Lab inv l
Lab inv lLab inv l
Lab inv l
 

Similar to Analog vlsi

VLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntVLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmnt
nitcse
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
A. S. M. Jannatul Islam
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
Manjushree Mashal
 
Bipolar transistor fabrication new new new
Bipolar transistor fabrication new new newBipolar transistor fabrication new new new
Bipolar transistor fabrication new new new
AbhroneelMoitra
 
UNIT-1 VLSID-MREC-ECE-Dr.TM.pptx
UNIT-1 VLSID-MREC-ECE-Dr.TM.pptxUNIT-1 VLSID-MREC-ECE-Dr.TM.pptx
UNIT-1 VLSID-MREC-ECE-Dr.TM.pptx
8885684828
 
Introduction To Microelectronics
Introduction To MicroelectronicsIntroduction To Microelectronics
Introduction To Microelectronics
Ankita Jaiswal
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI design
Rajan Kumar
 
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
IJERD Editor
 
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
rameshreddybattini
 

Similar to Analog vlsi (20)

VLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntVLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmnt
 
VLSI-Desig
VLSI-DesigVLSI-Desig
VLSI-Desig
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
 
CMOS_Basics_PPT.pdf
CMOS_Basics_PPT.pdfCMOS_Basics_PPT.pdf
CMOS_Basics_PPT.pdf
 
My VLSI.pptx
My VLSI.pptxMy VLSI.pptx
My VLSI.pptx
 
Fabrication steps of IC
Fabrication steps of ICFabrication steps of IC
Fabrication steps of IC
 
Vlsi td introduction
Vlsi td introductionVlsi td introduction
Vlsi td introduction
 
cmos of metal oxide field effect tansistor
cmos of metal oxide field effect tansistorcmos of metal oxide field effect tansistor
cmos of metal oxide field effect tansistor
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
 
Bipolar transistor fabrication new new new
Bipolar transistor fabrication new new newBipolar transistor fabrication new new new
Bipolar transistor fabrication new new new
 
UNIT-1 VLSID-MREC-ECE-Dr.TM.pptx
UNIT-1 VLSID-MREC-ECE-Dr.TM.pptxUNIT-1 VLSID-MREC-ECE-Dr.TM.pptx
UNIT-1 VLSID-MREC-ECE-Dr.TM.pptx
 
Ue 1(v sem)
Ue 1(v sem)Ue 1(v sem)
Ue 1(v sem)
 
Introduction To Microelectronics
Introduction To MicroelectronicsIntroduction To Microelectronics
Introduction To Microelectronics
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI design
 
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
 
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
 
550663274
550663274550663274
550663274
 
chapter 1.ppt
chapter 1.pptchapter 1.ppt
chapter 1.ppt
 
Pvc cmos finale
Pvc cmos finale Pvc cmos finale
Pvc cmos finale
 
Module-1.pptx
Module-1.pptxModule-1.pptx
Module-1.pptx
 

Recently uploaded

Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo DiehlFuture Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
Peter Udo Diehl
 

Recently uploaded (20)

IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptxIOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
IOS-PENTESTING-BEGINNERS-PRACTICAL-GUIDE-.pptx
 
Powerful Start- the Key to Project Success, Barbara Laskowska
Powerful Start- the Key to Project Success, Barbara LaskowskaPowerful Start- the Key to Project Success, Barbara Laskowska
Powerful Start- the Key to Project Success, Barbara Laskowska
 
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo DiehlFuture Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
 
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
 
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualitySoftware Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
 
Integrating Telephony Systems with Salesforce: Insights and Considerations, B...
Integrating Telephony Systems with Salesforce: Insights and Considerations, B...Integrating Telephony Systems with Salesforce: Insights and Considerations, B...
Integrating Telephony Systems with Salesforce: Insights and Considerations, B...
 
ODC, Data Fabric and Architecture User Group
ODC, Data Fabric and Architecture User GroupODC, Data Fabric and Architecture User Group
ODC, Data Fabric and Architecture User Group
 
Optimizing NoSQL Performance Through Observability
Optimizing NoSQL Performance Through ObservabilityOptimizing NoSQL Performance Through Observability
Optimizing NoSQL Performance Through Observability
 
Connector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a buttonConnector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a button
 
"Impact of front-end architecture on development cost", Viktor Turskyi
"Impact of front-end architecture on development cost", Viktor Turskyi"Impact of front-end architecture on development cost", Viktor Turskyi
"Impact of front-end architecture on development cost", Viktor Turskyi
 
10 Differences between Sales Cloud and CPQ, Blanka Doktorová
10 Differences between Sales Cloud and CPQ, Blanka Doktorová10 Differences between Sales Cloud and CPQ, Blanka Doktorová
10 Differences between Sales Cloud and CPQ, Blanka Doktorová
 
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
 
Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...
 
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
 
From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...
From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...
From Siloed Products to Connected Ecosystem: Building a Sustainable and Scala...
 
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMsTo Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
 
Demystifying gRPC in .Net by John Staveley
Demystifying gRPC in .Net by John StaveleyDemystifying gRPC in .Net by John Staveley
Demystifying gRPC in .Net by John Staveley
 
SOQL 201 for Admins & Developers: Slice & Dice Your Org’s Data With Aggregate...
SOQL 201 for Admins & Developers: Slice & Dice Your Org’s Data With Aggregate...SOQL 201 for Admins & Developers: Slice & Dice Your Org’s Data With Aggregate...
SOQL 201 for Admins & Developers: Slice & Dice Your Org’s Data With Aggregate...
 
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
 
AI revolution and Salesforce, Jiří Karpíšek
AI revolution and Salesforce, Jiří KarpíšekAI revolution and Salesforce, Jiří Karpíšek
AI revolution and Salesforce, Jiří Karpíšek
 

Analog vlsi

Editor's Notes

  1. Voltage References