SlideShare a Scribd company logo

The IEEE 1149.1 Boundary-scan test standard

•Download as PPT, PDF•
•
Jose Manuel Martins Ferreira
Jose Manuel Martins Ferreira

Talk delivered to bachelor students of electrical engineering at the Technical University of Talllinn in May 2009

EducationBusinessTechnology
1 of 32
Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias 4200-537 Porto - PORTUGAL Tel. 351 225 081 889 / Fax: 351 225 081 443 [ jmf@fe.up.pt ] Boundary-scan test for structural fault detection
Outline ,[object Object],[object Object],[object Object],[object Object],[object Object],Part 1
[object Object],[object Object],[object Object],[object Object],[object Object],1: The IEEE 1149.1 std (boundary-scan test)
Why Boundary Scan Test? ,[object Object],[object Object],[object Object]
The application domain of BST ,[object Object],[object Object],[object Object]
The BS test principle ,[object Object]
The basic BS cell ,[object Object],[object Object],[object Object],[object Object]
The BS architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
TAP controller state transition diagram
BST instructions ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
2: The remote BST controller (MWS-TAP) ,[object Object],[object Object],[object Object],[object Object],[object Object]
Why / what for? ,[object Object],[object Object],[object Object]
Setup: The MWS board ,[object Object],[object Object]
MWS board: the JTAG pins TMS TCK TDO TDI
Setup: IP and connections ,[object Object],[object Object]
Set up (cont.) ,[object Object],[object Object],[object Object],[object Object]
MWS-TAP – set IP address and connect
MWS-TAP – Open / write a new SVF test program
Short break! Tallinn Technical University :: May 4th 2009 Boundary-scan test for structural fault detection Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf
Outline of this talk ,[object Object],[object Object],[object Object],[object Object],[object Object],Part 2
3: The demonstration board ,[object Object],[object Object],[object Object],[object Object]
Block diagram of the demonstration board
Schematic diagram
Integrity check of the BS infrastructure ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Led control ,[object Object],[object Object],instructions BS register
MWS-TAP – Example (led control)
4: Open and short fault detection ,[object Object],[object Object],[object Object]
Detection of open circuit X1 ,[object Object],/G A B /Y0 /Y1 /Y2 /Y3
Detection of short-circuit X2 ,[object Object],/G A B /Y0 /Y1 /Y2 /Y3
Detection of short circuit X9 ,[object Object]
[object Object],Detection of short circuit X16
Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Boundary-scan test for structural fault detection Thanks for your attention! J. M. Martins Ferreira [ jmf@fe.up.pt ]

Recommended

Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
Dilip Mathuria
 
Jtag presentation
Jtag presentationJtag presentation
Jtag presentationklinetik
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flow
Rajendra Kumar
 
Dft (design for testability)
Dft (design for testability)Dft (design for testability)
Dft (design for testability)
shaik sharief
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI designRajan Kumar
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
Praveen Kumar
 
Vlsi testing
Vlsi testingVlsi testing
Vlsi testing
Dilip Mathuria
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and AlgorithmsDeiptii Das
 

Recommended

Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
Dilip Mathuria
 
Jtag presentation
Jtag presentationJtag presentation
Jtag presentationklinetik
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flow
Rajendra Kumar
 
Dft (design for testability)
Dft (design for testability)Dft (design for testability)
Dft (design for testability)
shaik sharief
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI designRajan Kumar
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
Praveen Kumar
 
Vlsi testing
Vlsi testingVlsi testing
Vlsi testing
Dilip Mathuria
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and AlgorithmsDeiptii Das
 
VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing Techniques
A B Shinde
 
Asic design flow
Asic design flowAsic design flow
Asic design flow
yogeshwaran k
 
Actel fpga
Actel fpgaActel fpga
Actel fpgaAnish Gupta
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
Mantra VLSI
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
Usha Mehta
 
dft
dftdft
dft
Nejeh Ferjani
 
Spyglass dft
Spyglass dftSpyglass dft
Spyglass dft
kumar gavanurmath
 
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx
saisudheerkotta
 
Scan insertion
Scan insertionScan insertion
Scan insertion
kumar gavanurmath
 
I2C
I2CI2C
I2C
rchovatiya
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
Naveen Kumar
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
Amr Rashed
 
FPGA
FPGAFPGA
FPGA
subin mathew
 
Identifying PCIe 3.0 Dynamic Equalization Problems
Identifying PCIe 3.0 Dynamic Equalization ProblemsIdentifying PCIe 3.0 Dynamic Equalization Problems
Identifying PCIe 3.0 Dynamic Equalization Problems
teledynelecroy
 
ATPG flow chart
ATPG flow chart ATPG flow chart
ATPG flow chart Minh Anh Nguyen
 
Verilog hdl
Verilog hdlVerilog hdl
Verilog hdlMuhammad Uzair Rasheed
 
JTAG Interface (Intro)
JTAG Interface (Intro)JTAG Interface (Intro)
JTAG Interface (Intro)
Nitesh Bhatia
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array) Iffat Anjum
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
Srinivas Naidu
 
Design for Testability
Design for Testability Design for Testability
Design for Testability
kumar gavanurmath
 
Veryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Product Catalog - ATTEST
Veryx Product Catalog - ATTEST
Veryx Technologies
 
Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newsrivaishnavi sivagnanam
 

More Related Content

What's hot

VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing Techniques
A B Shinde
 
Asic design flow
Asic design flowAsic design flow
Asic design flow
yogeshwaran k
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
Mantra VLSI
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
Usha Mehta
 
Spyglass dft
Spyglass dftSpyglass dft
Spyglass dft
kumar gavanurmath
 
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx
saisudheerkotta
 
Scan insertion
Scan insertionScan insertion
Scan insertion
kumar gavanurmath
 
I2C
I2CI2C
I2C
rchovatiya
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
Naveen Kumar
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
Amr Rashed
 
FPGA
FPGAFPGA
FPGA
subin mathew
 
Identifying PCIe 3.0 Dynamic Equalization Problems
Identifying PCIe 3.0 Dynamic Equalization ProblemsIdentifying PCIe 3.0 Dynamic Equalization Problems
Identifying PCIe 3.0 Dynamic Equalization Problems
teledynelecroy
 
JTAG Interface (Intro)
JTAG Interface (Intro)JTAG Interface (Intro)
JTAG Interface (Intro)
Nitesh Bhatia
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array) Iffat Anjum
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
Srinivas Naidu
 
Design for Testability
Design for Testability Design for Testability
Design for Testability
kumar gavanurmath
 

What's hot (20)

VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing Techniques
 
Asic design flow
Asic design flowAsic design flow
Asic design flow
 
Actel fpga
Actel fpgaActel fpga
Actel fpga
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
 
dft
dftdft
dft
 
Spyglass dft
Spyglass dftSpyglass dft
Spyglass dft
 
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx
 
Scan insertion
Scan insertionScan insertion
Scan insertion
 
I2C
I2CI2C
I2C
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
 
FPGA
FPGAFPGA
FPGA
 
Identifying PCIe 3.0 Dynamic Equalization Problems
Identifying PCIe 3.0 Dynamic Equalization ProblemsIdentifying PCIe 3.0 Dynamic Equalization Problems
Identifying PCIe 3.0 Dynamic Equalization Problems
 
ATPG flow chart
ATPG flow chart ATPG flow chart
ATPG flow chart
 
Verilog hdl
Verilog hdlVerilog hdl
Verilog hdl
 
JTAG Interface (Intro)
JTAG Interface (Intro)JTAG Interface (Intro)
JTAG Interface (Intro)
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array)
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
 
Design for Testability
Design for Testability Design for Testability
Design for Testability
 

Similar to The IEEE 1149.1 Boundary-scan test standard

Veryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Product Catalog - ATTEST
Veryx Product Catalog - ATTEST
Veryx Technologies
 
Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newsrivaishnavi sivagnanam
 
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
PROFIBUS and PROFINET InternationaI - PI UK
 
Zigbee 802-15-4
Zigbee 802-15-4Zigbee 802-15-4
Zigbee 802-15-4
SHUBHAM MORGAONKAR
 
Design and development of automated tests for the IoT
Design and development of automated tests for the IoTDesign and development of automated tests for the IoT
Design and development of automated tests for the IoT
Axel Rennoch
 
Soc.pptx
Soc.pptxSoc.pptx
Soc.pptx
Jagu Mounica
 
STS Characterization to Production Test
STS Characterization to Production TestSTS Characterization to Production Test
STS Characterization to Production TestHank Lydick
 
On using BS to improve the
On using BS to improve theOn using BS to improve the
On using BS to improve the
Jose Manuel Martins Ferreira
 
Speed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC frameworkSpeed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC framework
Klaus Moessner
 
HYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection WebinarHYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection Webinar
Etienne Leduc
 
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdfSamsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
RaviSharma1113
 
cFrame framework slides
cFrame framework slidescFrame framework slides
cFrame framework slides
kestasj
 
Call flow umts
Call flow umtsCall flow umts
Call flow umts
Satish Jadav
 
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystemDCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
rudndccn
 
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUESLTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
EMERSON EDUARDO RODRIGUES
 
End to End Convergence
End to End ConvergenceEnd to End Convergence
End to End Convergence
SkillFactory
 
Ethernet basics
Ethernet basicsEthernet basics
Ethernet basics
erick4chitsime
 
Bitm2003 802.11g
Bitm2003 802.11gBitm2003 802.11g
Bitm2003 802.11gArpan Pal
 
7SJ64 Relay
7SJ64 Relay7SJ64 Relay
7SJ64 Relay
ashwini reliserv
 
Equip test
Equip testEquip test
Equip test
Equip-Test Kft
 

Similar to The IEEE 1149.1 Boundary-scan test standard (20)

Veryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Product Catalog - ATTEST
Veryx Product Catalog - ATTEST
 
Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_new
 
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
 
Zigbee 802-15-4
Zigbee 802-15-4Zigbee 802-15-4
Zigbee 802-15-4
 
Design and development of automated tests for the IoT
Design and development of automated tests for the IoTDesign and development of automated tests for the IoT
Design and development of automated tests for the IoT
 
Soc.pptx
Soc.pptxSoc.pptx
Soc.pptx
 
STS Characterization to Production Test
STS Characterization to Production TestSTS Characterization to Production Test
STS Characterization to Production Test
 
On using BS to improve the
On using BS to improve theOn using BS to improve the
On using BS to improve the
 
Speed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC frameworkSpeed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC framework
 
HYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection WebinarHYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection Webinar
 
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdfSamsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
 
cFrame framework slides
cFrame framework slidescFrame framework slides
cFrame framework slides
 
Call flow umts
Call flow umtsCall flow umts
Call flow umts
 
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystemDCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
 
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUESLTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
 
End to End Convergence
End to End ConvergenceEnd to End Convergence
End to End Convergence
 
Ethernet basics
Ethernet basicsEthernet basics
Ethernet basics
 
Bitm2003 802.11g
Bitm2003 802.11gBitm2003 802.11g
Bitm2003 802.11g
 
7SJ64 Relay
7SJ64 Relay7SJ64 Relay
7SJ64 Relay
 
Equip test
Equip testEquip test
Equip test
 

More from Jose Manuel Martins Ferreira

Ddis3010 course work_spec_slides
Ddis3010 course work_spec_slidesDdis3010 course work_spec_slides
Ddis3010 course work_spec_slides
Jose Manuel Martins Ferreira
 
REV2010
REV2010REV2010
REV2010
Jose Manuel Martins Ferreira
 
REV2009
REV2009REV2009
REV2009
Jose Manuel Martins Ferreira
 
Laboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUPLaboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUPJose Manuel Martins Ferreira
 
Adelaide Jan 2009
Adelaide Jan 2009Adelaide Jan 2009
Adelaide Jan 2009
Jose Manuel Martins Ferreira
 
Elearning Up Jan2009
Elearning Up Jan2009Elearning Up Jan2009
Elearning Up Jan2009
Jose Manuel Martins Ferreira
 

More from Jose Manuel Martins Ferreira (7)

Ddis3010 course work_spec_slides
Ddis3010 course work_spec_slidesDdis3010 course work_spec_slides
Ddis3010 course work_spec_slides
 
REV2010
REV2010REV2010
REV2010
 
REV2009
REV2009REV2009
REV2009
 
Laboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUPLaboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUP
 
Adelaide Jan 2009
Adelaide Jan 2009Adelaide Jan 2009
Adelaide Jan 2009
 
Elearning Up Jan2009
Elearning Up Jan2009Elearning Up Jan2009
Elearning Up Jan2009
 
SBCCI08
SBCCI08SBCCI08
SBCCI08
 

Recently uploaded

Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
TechSoup
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
Jisc
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
Celine George
 
Chapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptxChapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptx
Mohd Adib Abd Muin, Senior Lecturer at Universiti Utara Malaysia
 
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptxStudents, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
EduSkills OECD
 
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptxMARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
bennyroshan06
 
How to Break the cycle of negative Thoughts
How to Break the cycle of negative ThoughtsHow to Break the cycle of negative Thoughts
How to Break the cycle of negative Thoughts
Col Mukteshwar Prasad
 
The Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve ThomasonThe Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve Thomason
Steve Thomason
 
How to Create Map Views in the Odoo 17 ERP
How to Create Map Views in the Odoo 17 ERPHow to Create Map Views in the Odoo 17 ERP
How to Create Map Views in the Odoo 17 ERP
Celine George
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
beazzy04
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
RaedMohamed3
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela TaraOperation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela Tara
Balvir Singh
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
siemaillard
 
Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
Jisc
 
Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...
Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...
Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...
AzmatAli747758
 
Ethnobotany and Ethnopharmacology ......
Ethnobotany and Ethnopharmacology ......Ethnobotany and Ethnopharmacology ......
Ethnobotany and Ethnopharmacology ......
Ashokrao Mane college of Pharmacy Peth-Vadgaon
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
DeeptiGupta154
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
MIRIAMSALINAS13
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
joachimlavalley1
 
ESC Beyond Borders _From EU to You_ InfoPack general.pdf
ESC Beyond Borders _From EU to You_ InfoPack general.pdfESC Beyond Borders _From EU to You_ InfoPack general.pdf
ESC Beyond Borders _From EU to You_ InfoPack general.pdf
Fundacja Rozwoju Społeczeństwa Przedsiębiorczego
 

Recently uploaded (20)

Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
 
Chapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptxChapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptx
 
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptxStudents, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
Students, digital devices and success - Andreas Schleicher - 27 May 2024..pptx
 
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptxMARUTI SUZUKI- A Successful Joint Venture in India.pptx
MARUTI SUZUKI- A Successful Joint Venture in India.pptx
 
How to Break the cycle of negative Thoughts
How to Break the cycle of negative ThoughtsHow to Break the cycle of negative Thoughts
How to Break the cycle of negative Thoughts
 
The Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve ThomasonThe Art Pastor's Guide to Sabbath | Steve Thomason
The Art Pastor's Guide to Sabbath | Steve Thomason
 
How to Create Map Views in the Odoo 17 ERP
How to Create Map Views in the Odoo 17 ERPHow to Create Map Views in the Odoo 17 ERP
How to Create Map Views in the Odoo 17 ERP
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela TaraOperation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela Tara
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
 
Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
 
Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...
Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...
Cambridge International AS A Level Biology Coursebook - EBook (MaryFosbery J...
 
Ethnobotany and Ethnopharmacology ......
Ethnobotany and Ethnopharmacology ......Ethnobotany and Ethnopharmacology ......
Ethnobotany and Ethnopharmacology ......
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
 
ESC Beyond Borders _From EU to You_ InfoPack general.pdf
ESC Beyond Borders _From EU to You_ InfoPack general.pdfESC Beyond Borders _From EU to You_ InfoPack general.pdf
ESC Beyond Borders _From EU to You_ InfoPack general.pdf
 

The IEEE 1149.1 Boundary-scan test standard

  • 1. Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias 4200-537 Porto - PORTUGAL Tel. 351 225 081 889 / Fax: 351 225 081 443 [ jmf@fe.up.pt ] Boundary-scan test for structural fault detection
  • 2.
  • 3.
  • 4.
  • 5.
  • 6.
  • 7.
  • 8.
  • 9. TAP controller state transition diagram
  • 10.
  • 11.
  • 12.
  • 13.
  • 14. MWS board: the JTAG pins TMS TCK TDO TDI
  • 15.
  • 16.
  • 17. MWS-TAP – set IP address and connect
  • 18. MWS-TAP – Open / write a new SVF test program
  • 19. Short break! Tallinn Technical University :: May 4th 2009 Boundary-scan test for structural fault detection Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf
  • 20.
  • 21.
  • 22. Block diagram of the demonstration board
  • 24.
  • 25.
  • 26. MWS-TAP – Example (led control)
  • 27.
  • 28.
  • 29.
  • 30.
  • 31.
  • 32. Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Boundary-scan test for structural fault detection Thanks for your attention! J. M. Martins Ferreira [ jmf@fe.up.pt ]