SlideShare a Scribd company logo
IQxplorer MIPS 64-bit processors Project – MSCS 521 Computer Architecture   MANAN SHAH ( Block Diagram & its detailed explanation, Instruction set) CHINTAN SHIHORA (Overview, Features,  Intro to 64-bit processing  , pipelining information , Pros & Cons)
OVERVIEW
Overview ,[object Object],[object Object]
Overview (cont.) ,[object Object],[object Object]
INTRODUCTION TO 64 BIT PROCESSOR
[object Object],[object Object],What 64-bit refers to?
Need of 64-bit processor ,[object Object],[object Object]
FEATURES OF MIPS 64-bit processors
Features: ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Features: (cont.) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Features: (cont.)
INSTRUCTION SET FOR MIPS 64-bit processors
MIPS 64-bit processors Instructions:
BLOCK DIAGRAM FOR  MIPS 64-bit processors
Block Diagram: It supports four floating-point multiply-add/subtract instructions  which  allow  two separate floating-point computations to be  performed with one instruction. The four instructions are : 1. Multiply-add (MADD) 2. Multiply-subtract (MSUB) 3. Negative Multiply-add (NMADD) 4. Negative Multiply-Subtract (NMSUB)
Index :  1 ) Large On-chip Caches 2) Dual Entry TLB 3) Write Buffer 4) Pipelining 5) Dual-Issue Mechanism 6) Dedicated Integer and FP ALU’s 7) Separate FP Execution Units 8) Scaleable for Multiple Processors 9) Secondary Cache Support 10) Multiple Cache Sizes 11) Simultaneous Access 12) Flexible Clocking Mechanism 13) On-chip Clock Multiplication Circuitry Detailed Explanation  (For Block Diagram)
[object Object],[object Object],[object Object],[object Object],[object Object],Large on- chip Caches: (Detailed explanation- Block diagram)
[object Object],[object Object],Large on- chip Caches: (cont.) (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],[object Object],Dual Entry TLB: (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],[object Object],Write Buffer: (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],[object Object],Write Buffer: (cont.) (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],[object Object],Pipelined Writes: (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],[object Object],[object Object],Pipelining : (Detailed explanation- Block diagram) A non-pipelined execution Pipelined execution
Pipelining (cont.) ,[object Object],[object Object],[object Object]
Parallel Pipelining ,[object Object],[object Object],[object Object]
SuperPipeline ,[object Object],[object Object],[object Object]
SuperScalar Pipeline ,[object Object]
How Pipelining Works: ,[object Object],[object Object],[object Object]
How Pipelining Works: (cont.) ,[object Object],[object Object],[object Object],[object Object],[object Object]
How Pipelining Works: (cont.) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Floating point  Co-processor: ,[object Object],[object Object]
[object Object],[object Object],[object Object],[object Object],Dual Issue Mechanism: (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],Dedicated Integer & FP ALU: (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],Scalable for Multiple processor: (Detailed explanation- Block diagram)
[object Object],[object Object],Separate FP Execution Units: (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],[object Object],[object Object],Secondary Cache Support: (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],[object Object],Multiple Cache Sizes: (Detailed explanation- Block diagram)
[object Object],[object Object],Simultaneous Access: (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],[object Object],Flexible Clocking Mechanism: (Detailed explanation- Block diagram)
[object Object],[object Object],[object Object],On Chip Clock Multiplication Circuitry: (Detailed explanation- Block diagram)
PROS & CONS
Advantages: ,[object Object],[object Object],[object Object]
Disadvantages: ,[object Object],[object Object]
References: ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

More Related Content

What's hot

Operating system 31 multiple processor scheduling
Operating system 31 multiple processor schedulingOperating system 31 multiple processor scheduling
Operating system 31 multiple processor scheduling
Vaibhav Khanna
 
Parallel processing
Parallel processingParallel processing
Parallel processing
Syed Zaid Irshad
 
Pipeline parallelism
Pipeline parallelismPipeline parallelism
Pipeline parallelism
Dr. C.V. Suresh Babu
 
Risc and cisc computers
Risc and cisc computersRisc and cisc computers
Risc and cisc computers
ankita mundhra
 
Ch9: Memory Management
Ch9: Memory ManagementCh9: Memory Management
Ch9: Memory Management
Ahmar Hashmi
 
Sistemas operativos distribuidos
Sistemas operativos distribuidosSistemas operativos distribuidos
Sistemas operativos distribuidos
Victor Milano
 
Computer Memory
Computer MemoryComputer Memory
Computer MemoryPrabinGe
 
Lecture 4 mobile database system
Lecture 4 mobile database systemLecture 4 mobile database system
Lecture 4 mobile database system
salbiahhamzah
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
Zuhaib Zaroon
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism)
A B Shinde
 
Vector Supercomputers and Scientific Array Processors
Vector Supercomputers and Scientific Array ProcessorsVector Supercomputers and Scientific Array Processors
Vector Supercomputers and Scientific Array Processors
Hsuvas Borkakoty
 
Arquitectura del computador
Arquitectura del computadorArquitectura del computador
Arquitectura del computador
glocom15
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
Sandesh Jonchhe
 
Cisc vs risc
Cisc vs riscCisc vs risc
Cisc vs riscKumar
 
ADVANCED COMPUTER ARCHITECTURE AND PARALLEL PROCESSING
ADVANCED COMPUTER ARCHITECTUREAND PARALLEL PROCESSINGADVANCED COMPUTER ARCHITECTUREAND PARALLEL PROCESSING
ADVANCED COMPUTER ARCHITECTURE AND PARALLEL PROCESSING
Zena Abo-Altaheen
 
Branch prediction
Branch predictionBranch prediction
Branch prediction
Aneesh Raveendran
 
RISC (reduced instruction set computer)
RISC (reduced instruction set computer)RISC (reduced instruction set computer)
RISC (reduced instruction set computer)
LokmanArman
 
Concurrent programming
Concurrent programmingConcurrent programming
Concurrent programming
Rahul Singh
 

What's hot (20)

Operating system 31 multiple processor scheduling
Operating system 31 multiple processor schedulingOperating system 31 multiple processor scheduling
Operating system 31 multiple processor scheduling
 
Parallel processing
Parallel processingParallel processing
Parallel processing
 
Pipeline parallelism
Pipeline parallelismPipeline parallelism
Pipeline parallelism
 
Risc and cisc computers
Risc and cisc computersRisc and cisc computers
Risc and cisc computers
 
Ch9: Memory Management
Ch9: Memory ManagementCh9: Memory Management
Ch9: Memory Management
 
Sistemas operativos distribuidos
Sistemas operativos distribuidosSistemas operativos distribuidos
Sistemas operativos distribuidos
 
Computer Memory
Computer MemoryComputer Memory
Computer Memory
 
Lecture 4 mobile database system
Lecture 4 mobile database systemLecture 4 mobile database system
Lecture 4 mobile database system
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism)
 
Vector Supercomputers and Scientific Array Processors
Vector Supercomputers and Scientific Array ProcessorsVector Supercomputers and Scientific Array Processors
Vector Supercomputers and Scientific Array Processors
 
Arquitectura del computador
Arquitectura del computadorArquitectura del computador
Arquitectura del computador
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
 
Cisc vs risc
Cisc vs riscCisc vs risc
Cisc vs risc
 
ADVANCED COMPUTER ARCHITECTURE AND PARALLEL PROCESSING
ADVANCED COMPUTER ARCHITECTUREAND PARALLEL PROCESSINGADVANCED COMPUTER ARCHITECTUREAND PARALLEL PROCESSING
ADVANCED COMPUTER ARCHITECTURE AND PARALLEL PROCESSING
 
I/O Buffering
I/O BufferingI/O Buffering
I/O Buffering
 
Branch prediction
Branch predictionBranch prediction
Branch prediction
 
RISC (reduced instruction set computer)
RISC (reduced instruction set computer)RISC (reduced instruction set computer)
RISC (reduced instruction set computer)
 
Concurrent programming
Concurrent programmingConcurrent programming
Concurrent programming
 
Ch4 memory management
Ch4 memory managementCh4 memory management
Ch4 memory management
 

Viewers also liked

MIPS-SPIM Taiwan
MIPS-SPIM TaiwanMIPS-SPIM Taiwan
MIPS-SPIM Taiwan
eestest Iguy
 
Basic MIPS implementation
Basic MIPS implementationBasic MIPS implementation
Basic MIPS implementation
kavitha2009
 
Spim Mips Simulator
Spim Mips SimulatorSpim Mips Simulator
Spim Mips Simulator
Michele Chinosi
 
Mips Arquitetura
Mips ArquiteturaMips Arquitetura
Mips Arquitetura
Leonardo Veronese
 
Instrucoes mips
Instrucoes mipsInstrucoes mips
Instrucoes mips
Othon Oliveira
 
Enabling innovation in mobile SoCs
Enabling innovation in mobile SoCsEnabling innovation in mobile SoCs
Enabling innovation in mobile SoCs
Imagination Technologies
 
Computer Networking
Computer NetworkingComputer Networking
Computer Networking
Deven Sahu
 
CISC vs RISC Processor Architecture
CISC vs RISC Processor ArchitectureCISC vs RISC Processor Architecture
CISC vs RISC Processor Architecture
Kaushik Patra
 
CPU Architectures for Mobile Phone Devices
CPU Architectures for Mobile Phone DevicesCPU Architectures for Mobile Phone Devices
CPU Architectures for Mobile Phone Devices
sagar chansaulia
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
Suvendu Kumar Dash
 
The Intel 8086 microprocessor
The Intel 8086 microprocessorThe Intel 8086 microprocessor
The Intel 8086 microprocessor
George Thomas
 
Data Compression Technique
Data Compression TechniqueData Compression Technique
Data Compression Technique
nayakslideshare
 
Floating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGAFloating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGA
Azhar Syed
 
Compression techniques
Compression techniquesCompression techniques
Compression techniques
m_divya_bharathi
 
data compression technique
data compression techniquedata compression technique
data compression technique
CHINMOY PAUL
 
Errror Detection and Correction
Errror Detection and CorrectionErrror Detection and Correction
Errror Detection and CorrectionMahesh Kumar Attri
 
Error detection and correction
Error detection and correctionError detection and correction
Error detection and correction
Siddique Ibrahim
 

Viewers also liked (20)

MIPS-SPIM Taiwan
MIPS-SPIM TaiwanMIPS-SPIM Taiwan
MIPS-SPIM Taiwan
 
Basic MIPS implementation
Basic MIPS implementationBasic MIPS implementation
Basic MIPS implementation
 
Spim Mips Simulator
Spim Mips SimulatorSpim Mips Simulator
Spim Mips Simulator
 
Mips Arquitetura
Mips ArquiteturaMips Arquitetura
Mips Arquitetura
 
Instrucoes mips
Instrucoes mipsInstrucoes mips
Instrucoes mips
 
Enabling innovation in mobile SoCs
Enabling innovation in mobile SoCsEnabling innovation in mobile SoCs
Enabling innovation in mobile SoCs
 
Mips track a
Mips   track aMips   track a
Mips track a
 
Computer Networking
Computer NetworkingComputer Networking
Computer Networking
 
Mips
MipsMips
Mips
 
CISC vs RISC Processor Architecture
CISC vs RISC Processor ArchitectureCISC vs RISC Processor Architecture
CISC vs RISC Processor Architecture
 
CPU Architectures for Mobile Phone Devices
CPU Architectures for Mobile Phone DevicesCPU Architectures for Mobile Phone Devices
CPU Architectures for Mobile Phone Devices
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
 
The Intel 8086 microprocessor
The Intel 8086 microprocessorThe Intel 8086 microprocessor
The Intel 8086 microprocessor
 
Data Compression Technique
Data Compression TechniqueData Compression Technique
Data Compression Technique
 
Floating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGAFloating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGA
 
Compression techniques
Compression techniquesCompression techniques
Compression techniques
 
data compression technique
data compression techniquedata compression technique
data compression technique
 
Errror Detection and Correction
Errror Detection and CorrectionErrror Detection and Correction
Errror Detection and Correction
 
Error detection and correction
Error detection and correctionError detection and correction
Error detection and correction
 
04 Cache Memory
04  Cache  Memory04  Cache  Memory
04 Cache Memory
 

Similar to Mips 64

02 the cpu
02 the cpu02 the cpu
02 the cpuJim Finn
 
VJITSk 6713 user manual
VJITSk 6713 user manualVJITSk 6713 user manual
VJITSk 6713 user manual
kot seelam
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
CharltonInao1
 
Blackfin Processor Core Architecture Part 2
Blackfin Processor Core Architecture Part 2Blackfin Processor Core Architecture Part 2
Blackfin Processor Core Architecture Part 2
Premier Farnell
 
8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt
Hardik Manocha
 
Pentium 8086 Instruction Format
Pentium 8086 Instruction FormatPentium 8086 Instruction Format
Pentium 8086 Instruction Format
Anush H.P Bharadhwaj
 
Benchmark Processors- VAX 8600,MC68040,SPARC and Superscalar RISC
Benchmark Processors- VAX 8600,MC68040,SPARC and Superscalar RISCBenchmark Processors- VAX 8600,MC68040,SPARC and Superscalar RISC
Benchmark Processors- VAX 8600,MC68040,SPARC and Superscalar RISC
Priyodarshini Dhar
 
Pai unit 1_l1-l2-l3-l4_upload
Pai unit 1_l1-l2-l3-l4_uploadPai unit 1_l1-l2-l3-l4_upload
Pai unit 1_l1-l2-l3-l4_uploadYogesh Deshpande
 
Study of various factors affecting performance of multi core processors
Study of various factors affecting performance of multi core processorsStudy of various factors affecting performance of multi core processors
Study of various factors affecting performance of multi core processors
ateeq ateeq
 
Area Optimized Implementation For Mips Processor
Area Optimized Implementation For Mips ProcessorArea Optimized Implementation For Mips Processor
Area Optimized Implementation For Mips Processor
IOSR Journals
 
The reasons why 64-bit programs require more stack memory
The reasons why 64-bit programs require more stack memoryThe reasons why 64-bit programs require more stack memory
The reasons why 64-bit programs require more stack memory
PVS-Studio
 
22cs201 COMPUTER ORGANIZATION AND ARCHITECTURE
22cs201 COMPUTER ORGANIZATION AND ARCHITECTURE22cs201 COMPUTER ORGANIZATION AND ARCHITECTURE
22cs201 COMPUTER ORGANIZATION AND ARCHITECTURE
Kathirvel Ayyaswamy
 
Describr the features of pentium microppr
Describr the features of pentium micropprDescribr the features of pentium microppr
Describr the features of pentium microppr
edwardkiwalabye1
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
IRJET Journal
 

Similar to Mips 64 (20)

02 the cpu
02 the cpu02 the cpu
02 the cpu
 
VJITSk 6713 user manual
VJITSk 6713 user manualVJITSk 6713 user manual
VJITSk 6713 user manual
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
Pentium
PentiumPentium
Pentium
 
Pentium
PentiumPentium
Pentium
 
Blackfin Processor Core Architecture Part 2
Blackfin Processor Core Architecture Part 2Blackfin Processor Core Architecture Part 2
Blackfin Processor Core Architecture Part 2
 
Risc vs cisc
Risc vs ciscRisc vs cisc
Risc vs cisc
 
8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt
 
Pentium 8086 Instruction Format
Pentium 8086 Instruction FormatPentium 8086 Instruction Format
Pentium 8086 Instruction Format
 
Benchmark Processors- VAX 8600,MC68040,SPARC and Superscalar RISC
Benchmark Processors- VAX 8600,MC68040,SPARC and Superscalar RISCBenchmark Processors- VAX 8600,MC68040,SPARC and Superscalar RISC
Benchmark Processors- VAX 8600,MC68040,SPARC and Superscalar RISC
 
Pai unit 1_l1-l2-l3-l4_upload
Pai unit 1_l1-l2-l3-l4_uploadPai unit 1_l1-l2-l3-l4_upload
Pai unit 1_l1-l2-l3-l4_upload
 
Study of various factors affecting performance of multi core processors
Study of various factors affecting performance of multi core processorsStudy of various factors affecting performance of multi core processors
Study of various factors affecting performance of multi core processors
 
Area Optimized Implementation For Mips Processor
Area Optimized Implementation For Mips ProcessorArea Optimized Implementation For Mips Processor
Area Optimized Implementation For Mips Processor
 
Mpmc
MpmcMpmc
Mpmc
 
Memory Mapping Cache
Memory Mapping CacheMemory Mapping Cache
Memory Mapping Cache
 
The reasons why 64-bit programs require more stack memory
The reasons why 64-bit programs require more stack memoryThe reasons why 64-bit programs require more stack memory
The reasons why 64-bit programs require more stack memory
 
Highridge ISA
Highridge ISAHighridge ISA
Highridge ISA
 
22cs201 COMPUTER ORGANIZATION AND ARCHITECTURE
22cs201 COMPUTER ORGANIZATION AND ARCHITECTURE22cs201 COMPUTER ORGANIZATION AND ARCHITECTURE
22cs201 COMPUTER ORGANIZATION AND ARCHITECTURE
 
Describr the features of pentium microppr
Describr the features of pentium micropprDescribr the features of pentium microppr
Describr the features of pentium microppr
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
 

More from nayakslideshare (20)

Digital Signature
Digital SignatureDigital Signature
Digital Signature
 
Spyware
SpywareSpyware
Spyware
 
Digital Signature
Digital SignatureDigital Signature
Digital Signature
 
Gis
GisGis
Gis
 
Lcd
LcdLcd
Lcd
 
Hyper Threading Technology
Hyper Threading TechnologyHyper Threading Technology
Hyper Threading Technology
 
Intro To Hacking
Intro To HackingIntro To Hacking
Intro To Hacking
 
Quantum Teleportation
Quantum TeleportationQuantum Teleportation
Quantum Teleportation
 
Biochip 1
Biochip 1Biochip 1
Biochip 1
 
Biochip
BiochipBiochip
Biochip
 
Satellite Networks
Satellite NetworksSatellite Networks
Satellite Networks
 
Cybercrime
CybercrimeCybercrime
Cybercrime
 
Cybercrime 1
Cybercrime 1Cybercrime 1
Cybercrime 1
 
Biochip 1
Biochip 1Biochip 1
Biochip 1
 
Touch Screens
Touch ScreensTouch Screens
Touch Screens
 
Linux Security
Linux SecurityLinux Security
Linux Security
 
Dna Fingerprinting
Dna FingerprintingDna Fingerprinting
Dna Fingerprinting
 
Thinking Critically About WWW
Thinking Critically About WWWThinking Critically About WWW
Thinking Critically About WWW
 
Remote Sensing
Remote SensingRemote Sensing
Remote Sensing
 
Teleportation
TeleportationTeleportation
Teleportation
 

Recently uploaded

Memorandum Of Association Constitution of Company.ppt
Memorandum Of Association Constitution of Company.pptMemorandum Of Association Constitution of Company.ppt
Memorandum Of Association Constitution of Company.ppt
seri bangash
 
What are the main advantages of using HR recruiter services.pdf
What are the main advantages of using HR recruiter services.pdfWhat are the main advantages of using HR recruiter services.pdf
What are the main advantages of using HR recruiter services.pdf
HumanResourceDimensi1
 
Search Disrupted Google’s Leaked Documents Rock the SEO World.pdf
Search Disrupted Google’s Leaked Documents Rock the SEO World.pdfSearch Disrupted Google’s Leaked Documents Rock the SEO World.pdf
Search Disrupted Google’s Leaked Documents Rock the SEO World.pdf
Arihant Webtech Pvt. Ltd
 
RMD24 | Retail media: hoe zet je dit in als je geen AH of Unilever bent? Heid...
RMD24 | Retail media: hoe zet je dit in als je geen AH of Unilever bent? Heid...RMD24 | Retail media: hoe zet je dit in als je geen AH of Unilever bent? Heid...
RMD24 | Retail media: hoe zet je dit in als je geen AH of Unilever bent? Heid...
BBPMedia1
 
The Influence of Marketing Strategy and Market Competition on Business Perfor...
The Influence of Marketing Strategy and Market Competition on Business Perfor...The Influence of Marketing Strategy and Market Competition on Business Perfor...
The Influence of Marketing Strategy and Market Competition on Business Perfor...
Adam Smith
 
RMD24 | Debunking the non-endemic revenue myth Marvin Vacquier Droop | First ...
RMD24 | Debunking the non-endemic revenue myth Marvin Vacquier Droop | First ...RMD24 | Debunking the non-endemic revenue myth Marvin Vacquier Droop | First ...
RMD24 | Debunking the non-endemic revenue myth Marvin Vacquier Droop | First ...
BBPMedia1
 
Project File Report BBA 6th semester.pdf
Project File Report BBA 6th semester.pdfProject File Report BBA 6th semester.pdf
Project File Report BBA 6th semester.pdf
RajPriye
 
Cracking the Workplace Discipline Code Main.pptx
Cracking the Workplace Discipline Code Main.pptxCracking the Workplace Discipline Code Main.pptx
Cracking the Workplace Discipline Code Main.pptx
Workforce Group
 
Sustainability: Balancing the Environment, Equity & Economy
Sustainability: Balancing the Environment, Equity & EconomySustainability: Balancing the Environment, Equity & Economy
Sustainability: Balancing the Environment, Equity & Economy
Operational Excellence Consulting
 
Digital Transformation and IT Strategy Toolkit and Templates
Digital Transformation and IT Strategy Toolkit and TemplatesDigital Transformation and IT Strategy Toolkit and Templates
Digital Transformation and IT Strategy Toolkit and Templates
Aurelien Domont, MBA
 
Enterprise Excellence is Inclusive Excellence.pdf
Enterprise Excellence is Inclusive Excellence.pdfEnterprise Excellence is Inclusive Excellence.pdf
Enterprise Excellence is Inclusive Excellence.pdf
KaiNexus
 
FINAL PRESENTATION.pptx12143241324134134
FINAL PRESENTATION.pptx12143241324134134FINAL PRESENTATION.pptx12143241324134134
FINAL PRESENTATION.pptx12143241324134134
LR1709MUSIC
 
ikea_woodgreen_petscharity_cat-alogue_digital.pdf
ikea_woodgreen_petscharity_cat-alogue_digital.pdfikea_woodgreen_petscharity_cat-alogue_digital.pdf
ikea_woodgreen_petscharity_cat-alogue_digital.pdf
agatadrynko
 
amptalk_RecruitingDeck_english_2024.06.05
amptalk_RecruitingDeck_english_2024.06.05amptalk_RecruitingDeck_english_2024.06.05
amptalk_RecruitingDeck_english_2024.06.05
marketing317746
 
Cree_Rey_BrandIdentityKit.PDF_PersonalBd
Cree_Rey_BrandIdentityKit.PDF_PersonalBdCree_Rey_BrandIdentityKit.PDF_PersonalBd
Cree_Rey_BrandIdentityKit.PDF_PersonalBd
creerey
 
Brand Analysis for an artist named Struan
Brand Analysis for an artist named StruanBrand Analysis for an artist named Struan
Brand Analysis for an artist named Struan
sarahvanessa51503
 
CADAVER AS OUR FIRST TEACHER anatomt in your.pptx
CADAVER AS OUR FIRST TEACHER anatomt in your.pptxCADAVER AS OUR FIRST TEACHER anatomt in your.pptx
CADAVER AS OUR FIRST TEACHER anatomt in your.pptx
fakeloginn69
 
Skye Residences | Extended Stay Residences Near Toronto Airport
Skye Residences | Extended Stay Residences Near Toronto AirportSkye Residences | Extended Stay Residences Near Toronto Airport
Skye Residences | Extended Stay Residences Near Toronto Airport
marketingjdass
 
ModelingMarketingStrategiesMKS.CollumbiaUniversitypdf
ModelingMarketingStrategiesMKS.CollumbiaUniversitypdfModelingMarketingStrategiesMKS.CollumbiaUniversitypdf
ModelingMarketingStrategiesMKS.CollumbiaUniversitypdf
fisherameliaisabella
 
Premium MEAN Stack Development Solutions for Modern Businesses
Premium MEAN Stack Development Solutions for Modern BusinessesPremium MEAN Stack Development Solutions for Modern Businesses
Premium MEAN Stack Development Solutions for Modern Businesses
SynapseIndia
 

Recently uploaded (20)

Memorandum Of Association Constitution of Company.ppt
Memorandum Of Association Constitution of Company.pptMemorandum Of Association Constitution of Company.ppt
Memorandum Of Association Constitution of Company.ppt
 
What are the main advantages of using HR recruiter services.pdf
What are the main advantages of using HR recruiter services.pdfWhat are the main advantages of using HR recruiter services.pdf
What are the main advantages of using HR recruiter services.pdf
 
Search Disrupted Google’s Leaked Documents Rock the SEO World.pdf
Search Disrupted Google’s Leaked Documents Rock the SEO World.pdfSearch Disrupted Google’s Leaked Documents Rock the SEO World.pdf
Search Disrupted Google’s Leaked Documents Rock the SEO World.pdf
 
RMD24 | Retail media: hoe zet je dit in als je geen AH of Unilever bent? Heid...
RMD24 | Retail media: hoe zet je dit in als je geen AH of Unilever bent? Heid...RMD24 | Retail media: hoe zet je dit in als je geen AH of Unilever bent? Heid...
RMD24 | Retail media: hoe zet je dit in als je geen AH of Unilever bent? Heid...
 
The Influence of Marketing Strategy and Market Competition on Business Perfor...
The Influence of Marketing Strategy and Market Competition on Business Perfor...The Influence of Marketing Strategy and Market Competition on Business Perfor...
The Influence of Marketing Strategy and Market Competition on Business Perfor...
 
RMD24 | Debunking the non-endemic revenue myth Marvin Vacquier Droop | First ...
RMD24 | Debunking the non-endemic revenue myth Marvin Vacquier Droop | First ...RMD24 | Debunking the non-endemic revenue myth Marvin Vacquier Droop | First ...
RMD24 | Debunking the non-endemic revenue myth Marvin Vacquier Droop | First ...
 
Project File Report BBA 6th semester.pdf
Project File Report BBA 6th semester.pdfProject File Report BBA 6th semester.pdf
Project File Report BBA 6th semester.pdf
 
Cracking the Workplace Discipline Code Main.pptx
Cracking the Workplace Discipline Code Main.pptxCracking the Workplace Discipline Code Main.pptx
Cracking the Workplace Discipline Code Main.pptx
 
Sustainability: Balancing the Environment, Equity & Economy
Sustainability: Balancing the Environment, Equity & EconomySustainability: Balancing the Environment, Equity & Economy
Sustainability: Balancing the Environment, Equity & Economy
 
Digital Transformation and IT Strategy Toolkit and Templates
Digital Transformation and IT Strategy Toolkit and TemplatesDigital Transformation and IT Strategy Toolkit and Templates
Digital Transformation and IT Strategy Toolkit and Templates
 
Enterprise Excellence is Inclusive Excellence.pdf
Enterprise Excellence is Inclusive Excellence.pdfEnterprise Excellence is Inclusive Excellence.pdf
Enterprise Excellence is Inclusive Excellence.pdf
 
FINAL PRESENTATION.pptx12143241324134134
FINAL PRESENTATION.pptx12143241324134134FINAL PRESENTATION.pptx12143241324134134
FINAL PRESENTATION.pptx12143241324134134
 
ikea_woodgreen_petscharity_cat-alogue_digital.pdf
ikea_woodgreen_petscharity_cat-alogue_digital.pdfikea_woodgreen_petscharity_cat-alogue_digital.pdf
ikea_woodgreen_petscharity_cat-alogue_digital.pdf
 
amptalk_RecruitingDeck_english_2024.06.05
amptalk_RecruitingDeck_english_2024.06.05amptalk_RecruitingDeck_english_2024.06.05
amptalk_RecruitingDeck_english_2024.06.05
 
Cree_Rey_BrandIdentityKit.PDF_PersonalBd
Cree_Rey_BrandIdentityKit.PDF_PersonalBdCree_Rey_BrandIdentityKit.PDF_PersonalBd
Cree_Rey_BrandIdentityKit.PDF_PersonalBd
 
Brand Analysis for an artist named Struan
Brand Analysis for an artist named StruanBrand Analysis for an artist named Struan
Brand Analysis for an artist named Struan
 
CADAVER AS OUR FIRST TEACHER anatomt in your.pptx
CADAVER AS OUR FIRST TEACHER anatomt in your.pptxCADAVER AS OUR FIRST TEACHER anatomt in your.pptx
CADAVER AS OUR FIRST TEACHER anatomt in your.pptx
 
Skye Residences | Extended Stay Residences Near Toronto Airport
Skye Residences | Extended Stay Residences Near Toronto AirportSkye Residences | Extended Stay Residences Near Toronto Airport
Skye Residences | Extended Stay Residences Near Toronto Airport
 
ModelingMarketingStrategiesMKS.CollumbiaUniversitypdf
ModelingMarketingStrategiesMKS.CollumbiaUniversitypdfModelingMarketingStrategiesMKS.CollumbiaUniversitypdf
ModelingMarketingStrategiesMKS.CollumbiaUniversitypdf
 
Premium MEAN Stack Development Solutions for Modern Businesses
Premium MEAN Stack Development Solutions for Modern BusinessesPremium MEAN Stack Development Solutions for Modern Businesses
Premium MEAN Stack Development Solutions for Modern Businesses
 

Mips 64

  • 1. IQxplorer MIPS 64-bit processors Project – MSCS 521 Computer Architecture MANAN SHAH ( Block Diagram & its detailed explanation, Instruction set) CHINTAN SHIHORA (Overview, Features, Intro to 64-bit processing , pipelining information , Pros & Cons)
  • 3.
  • 4.
  • 5. INTRODUCTION TO 64 BIT PROCESSOR
  • 6.
  • 7.
  • 8. FEATURES OF MIPS 64-bit processors
  • 9.
  • 10.
  • 11.
  • 12. INSTRUCTION SET FOR MIPS 64-bit processors
  • 13. MIPS 64-bit processors Instructions:
  • 14. BLOCK DIAGRAM FOR MIPS 64-bit processors
  • 15. Block Diagram: It supports four floating-point multiply-add/subtract instructions which allow two separate floating-point computations to be performed with one instruction. The four instructions are : 1. Multiply-add (MADD) 2. Multiply-subtract (MSUB) 3. Negative Multiply-add (NMADD) 4. Negative Multiply-Subtract (NMSUB)
  • 16. Index : 1 ) Large On-chip Caches 2) Dual Entry TLB 3) Write Buffer 4) Pipelining 5) Dual-Issue Mechanism 6) Dedicated Integer and FP ALU’s 7) Separate FP Execution Units 8) Scaleable for Multiple Processors 9) Secondary Cache Support 10) Multiple Cache Sizes 11) Simultaneous Access 12) Flexible Clocking Mechanism 13) On-chip Clock Multiplication Circuitry Detailed Explanation (For Block Diagram)
  • 17.
  • 18.
  • 19.
  • 20.
  • 21.
  • 22.
  • 23.
  • 24.
  • 25.
  • 26.
  • 27.
  • 28.
  • 29.
  • 30.
  • 31.
  • 32.
  • 33.
  • 34.
  • 35.
  • 36.
  • 37.
  • 38.
  • 39.
  • 40.
  • 42.
  • 43.
  • 44.