SlideShare a Scribd company logo
COMBINATIONAL
CIRCUITS
Half Adder
Full Adder
Combinational Circuits
 Combinational Circuits:
o A combinational circuit is a connected arrangement of logic gates with a set of
inputs and outputs.
o The behavior of a combinational circuit is memoryless i.e. the output depends
solely on its most recent input and is independent of the circuit’s past
history.
o In general term, a combinational circuit consists of n binary inputs and m
binary outputs.
o Combinational Logic circuits are made up from basic logic NAND, NOR or
NOT gates that are combined or connected together to produce more
complicated switching circuits.
o Any combinational circuit can be implemented with only NAND and NOR
gates as these are classified as “universal gates.”
Combinational Circuits
o As with logic gates, a combinational circuit
can be defined in three ways:
 Truth Table: For each of the 2n
possible combinations of input
signals, the binary value of each of the
m output signal is listed.
 Graphical Symbols: The
interconnected layout of gates is
depicted.
 Boolean Equations: Each output
signal is expressed as a Boolean
function of its input signals.
Representation of Combinational Logic
Circuits
◦ Common combinational circuits made up from individual logic gates that carry
out a desired application include Multiplexer, De-multiplexers, Encoders,
Decoders, Full and Half Adders etc.
Half Adder
o The most basic digital arithmetic circuit is the addition of two binary digits.
o A combinational circuit that performs the arithmetic addition of two bits is called a
half-adder.
◦ Half-adder truth table and implementation
◦ S = A`B+AB` = A⊕B C = AB
Half Adder
◦ To implement half adder using NAND gates; we require 5 NAND gates.
0+1 = 1 +0 =1  S=1, C= 0
1+1 = 10  S=0, C=1
1+1+1 = 11 S=1, C=1
Limitations of Half Adder
oThe reason it’s called half adder is that there is no scope to add
the carry bit from previous bit. This is a major limitation of half
adders when used as binary adders especially in real time
scenarios which involves addition of multiple bits.
oTo overcome this limitation, full adders are developed.
Full Adder
◦ A full-adder is a combinational circuit that performs the arithmetic sum of
three input bits.
Block Diagram of Full Adder Logic Diagram of Full Adder
Full Adder
◦ The full adder can be thought of as two half adders connected together, with the
first half adder passing its carry to the second half adder.
Truth Table for Full Adder
o The Boolean Expression for a full
adder is: Sum = (A⊕B) ⊕Cin
◦C-Out = A.B + Cin(A⊕B) =
AB+ACin+BCin
◦ AB+ACin+BCin
◦ = AB + ACin+BCin(A+A`)
◦ = ABCin+AB+ACin+A`BCin
◦ = AB(1+Cin)+ACin+A`BCin
◦ = AB+ACin+A`BCin
◦ =AB+ACin(B+B`)+A`BCin
◦=ABCin+AB+AB`Cin+A`BCin
◦=AB(1+Cin)+AB`Cin+A`BCin
◦=AB+AB`Cin+A`BCin
◦=AB+Cin(AB`+A`B) =
AB+Cin(A⊕B)
Half Subtractor
◦ The half-subtractor is a combinational circuit which is used to perform subtraction of two bits. It has two inputs, A (minuend)
and B (subtrahend) and two outputs Difference and Borrow. The logic symbol and truth table are shown below.
Circuit Diagram of Half Subtractor
◦ From the above truth table we can find the boolean expression.
Difference = A ⊕ B
Borrow = A' B
Full Subtractor
◦ A full subtractor is a combinational circuit that performs subtraction involving three bits, namely A
(minuend), B (subtrahend), and Bin (borrow-in) . It accepts three inputs: A (minuend), B (subtrahend) and
a Bin (borrow bit) and it produces two outputs: D (difference) and Bout (borrow out). The logic symbol
and truth table are shown below.
Truth Table
◦ From the above truth table we can find
the boolean expression.
D = A ⊕ B ⊕ Bin
Bout = A' Bin + A' B + B Bin
Circuit Diagram
Title Lorem Ipsum
LOREM IPSUM DOLOR SIT AMET,
CONSECTETUER ADIPISCING ELIT.
NUNC VIVERRA IMPERDIET ENIM.
FUSCE EST. VIVAMUS A TELLUS.
PELLENTESQUE HABITANT MORBI
TRISTIQUE SENECTUS ET NETUS.

More Related Content

Similar to Lesson Week 1-2.pptx

Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
Er. Nawaraj Bhandari
 
Combinationalcircuits
CombinationalcircuitsCombinationalcircuits
Combinationalcircuits
Amjad Khan
 
Lecturer mid.ppt
Lecturer mid.pptLecturer mid.ppt
Lecturer mid.ppt
SafiUllah130
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
Bindu Madhavi
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
Bindu Madhavi
 
18CSC203J_COA_Unit 2 final.pptx
18CSC203J_COA_Unit 2 final.pptx18CSC203J_COA_Unit 2 final.pptx
18CSC203J_COA_Unit 2 final.pptx
takix43466
 
Adder and subtrctor DLD
Adder and subtrctor  DLDAdder and subtrctor  DLD
Adder and subtrctor DLD
Rokonuzzaman Rony
 
Adder and Subtractor
Adder and SubtractorAdder and Subtractor
Adder and Subtractor
Jaydeep Kale
 
PPT com1binational-circuit FOR GLA .pptx
PPT com1binational-circuit FOR GLA .pptxPPT com1binational-circuit FOR GLA .pptx
PPT com1binational-circuit FOR GLA .pptx
SapnaSingh529565
 
Fulll Adder
Fulll AdderFulll Adder
Fulll Adder
Muhammad Yasir
 
I semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxI semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptx
Mayank Pandey
 
Combinational circuits r011
Combinational circuits   r011Combinational circuits   r011
Combinational circuits r011
arunachalamr16
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
ssuserf7cd2b
 
Computer Organization and Architecture Presentation
Computer Organization and Architecture PresentationComputer Organization and Architecture Presentation
Computer Organization and Architecture Presentation
ChiragBhardwaj52
 
combinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Addercombinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Adder
aniqa56
 
cs 3351 dpco
cs 3351 dpcocs 3351 dpco
cs 3351 dpco
udhayaveenaa
 
Unit 4 combinational circuit
Unit 4 combinational circuitUnit 4 combinational circuit
Unit 4 combinational circuit
Kalai Selvi
 
Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
swatymanoja
 
Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdf
TamiratDejene1
 
Unit 3 combinational circuits
Unit 3  combinational circuitsUnit 3  combinational circuits
Unit 3 combinational circuits
AmrutaMehata
 

Similar to Lesson Week 1-2.pptx (20)

Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
 
Combinationalcircuits
CombinationalcircuitsCombinationalcircuits
Combinationalcircuits
 
Lecturer mid.ppt
Lecturer mid.pptLecturer mid.ppt
Lecturer mid.ppt
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
18CSC203J_COA_Unit 2 final.pptx
18CSC203J_COA_Unit 2 final.pptx18CSC203J_COA_Unit 2 final.pptx
18CSC203J_COA_Unit 2 final.pptx
 
Adder and subtrctor DLD
Adder and subtrctor  DLDAdder and subtrctor  DLD
Adder and subtrctor DLD
 
Adder and Subtractor
Adder and SubtractorAdder and Subtractor
Adder and Subtractor
 
PPT com1binational-circuit FOR GLA .pptx
PPT com1binational-circuit FOR GLA .pptxPPT com1binational-circuit FOR GLA .pptx
PPT com1binational-circuit FOR GLA .pptx
 
Fulll Adder
Fulll AdderFulll Adder
Fulll Adder
 
I semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxI semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptx
 
Combinational circuits r011
Combinational circuits   r011Combinational circuits   r011
Combinational circuits r011
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
Computer Organization and Architecture Presentation
Computer Organization and Architecture PresentationComputer Organization and Architecture Presentation
Computer Organization and Architecture Presentation
 
combinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Addercombinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Adder
 
cs 3351 dpco
cs 3351 dpcocs 3351 dpco
cs 3351 dpco
 
Unit 4 combinational circuit
Unit 4 combinational circuitUnit 4 combinational circuit
Unit 4 combinational circuit
 
Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
 
Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdf
 
Unit 3 combinational circuits
Unit 3  combinational circuitsUnit 3  combinational circuits
Unit 3 combinational circuits
 

More from ChristineTorrepenida1

Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
ChristineTorrepenida1
 
Kirchoff’s Law in the Frequency Domain.pptx
Kirchoff’s Law in the Frequency Domain.pptxKirchoff’s Law in the Frequency Domain.pptx
Kirchoff’s Law in the Frequency Domain.pptx
ChristineTorrepenida1
 
RLC Circuits elements Phasor Representation
RLC Circuits elements Phasor RepresentationRLC Circuits elements Phasor Representation
RLC Circuits elements Phasor Representation
ChristineTorrepenida1
 
sinusoids and phasors in AC circuits.pptx
sinusoids and phasors in AC circuits.pptxsinusoids and phasors in AC circuits.pptx
sinusoids and phasors in AC circuits.pptx
ChristineTorrepenida1
 
conversion of number system.pptx
conversion of number system.pptxconversion of number system.pptx
conversion of number system.pptx
ChristineTorrepenida1
 
digital-communication-report.pptx
digital-communication-report.pptxdigital-communication-report.pptx
digital-communication-report.pptx
ChristineTorrepenida1
 
color coding.pptx
color coding.pptxcolor coding.pptx
color coding.pptx
ChristineTorrepenida1
 
Resistor Color Code power point.ppt
Resistor Color Code power point.pptResistor Color Code power point.ppt
Resistor Color Code power point.ppt
ChristineTorrepenida1
 
week 2-REGISTER.pptx
week 2-REGISTER.pptxweek 2-REGISTER.pptx
week 2-REGISTER.pptx
ChristineTorrepenida1
 
Week-3.pptx
Week-3.pptxWeek-3.pptx
Lesson_8_2--Asynchronous_Counters1.ppt
Lesson_8_2--Asynchronous_Counters1.pptLesson_8_2--Asynchronous_Counters1.ppt
Lesson_8_2--Asynchronous_Counters1.ppt
ChristineTorrepenida1
 
Battle of the brain cells Quiz Bee.pptx
Battle of the brain cells Quiz Bee.pptxBattle of the brain cells Quiz Bee.pptx
Battle of the brain cells Quiz Bee.pptx
ChristineTorrepenida1
 
WEEK 6-8 LESSON.pptx
WEEK 6-8 LESSON.pptxWEEK 6-8 LESSON.pptx
WEEK 6-8 LESSON.pptx
ChristineTorrepenida1
 
week 6 -Multiplexer & Demultiplexer.ppt
week 6 -Multiplexer & Demultiplexer.pptweek 6 -Multiplexer & Demultiplexer.ppt
week 6 -Multiplexer & Demultiplexer.ppt
ChristineTorrepenida1
 
tCh10.ppt
tCh10.ppttCh10.ppt
False Position Method.pptx
False Position Method.pptxFalse Position Method.pptx
False Position Method.pptx
ChristineTorrepenida1
 
DiffEqPresent.ppt
DiffEqPresent.pptDiffEqPresent.ppt
DiffEqPresent.ppt
ChristineTorrepenida1
 
digital-communications.ppt
digital-communications.pptdigital-communications.ppt
digital-communications.ppt
ChristineTorrepenida1
 
Week 1-2 -INTRODUCTION TO QUANTITATIVE RESEARCH.pptx
Week 1-2 -INTRODUCTION TO QUANTITATIVE RESEARCH.pptxWeek 1-2 -INTRODUCTION TO QUANTITATIVE RESEARCH.pptx
Week 1-2 -INTRODUCTION TO QUANTITATIVE RESEARCH.pptx
ChristineTorrepenida1
 
Grammar Review 2nd 6 weeks Subject Verb Agreement and Pronoun Use.pptx
Grammar Review 2nd 6 weeks Subject Verb Agreement and Pronoun Use.pptxGrammar Review 2nd 6 weeks Subject Verb Agreement and Pronoun Use.pptx
Grammar Review 2nd 6 weeks Subject Verb Agreement and Pronoun Use.pptx
ChristineTorrepenida1
 

More from ChristineTorrepenida1 (20)

Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
 
Kirchoff’s Law in the Frequency Domain.pptx
Kirchoff’s Law in the Frequency Domain.pptxKirchoff’s Law in the Frequency Domain.pptx
Kirchoff’s Law in the Frequency Domain.pptx
 
RLC Circuits elements Phasor Representation
RLC Circuits elements Phasor RepresentationRLC Circuits elements Phasor Representation
RLC Circuits elements Phasor Representation
 
sinusoids and phasors in AC circuits.pptx
sinusoids and phasors in AC circuits.pptxsinusoids and phasors in AC circuits.pptx
sinusoids and phasors in AC circuits.pptx
 
conversion of number system.pptx
conversion of number system.pptxconversion of number system.pptx
conversion of number system.pptx
 
digital-communication-report.pptx
digital-communication-report.pptxdigital-communication-report.pptx
digital-communication-report.pptx
 
color coding.pptx
color coding.pptxcolor coding.pptx
color coding.pptx
 
Resistor Color Code power point.ppt
Resistor Color Code power point.pptResistor Color Code power point.ppt
Resistor Color Code power point.ppt
 
week 2-REGISTER.pptx
week 2-REGISTER.pptxweek 2-REGISTER.pptx
week 2-REGISTER.pptx
 
Week-3.pptx
Week-3.pptxWeek-3.pptx
Week-3.pptx
 
Lesson_8_2--Asynchronous_Counters1.ppt
Lesson_8_2--Asynchronous_Counters1.pptLesson_8_2--Asynchronous_Counters1.ppt
Lesson_8_2--Asynchronous_Counters1.ppt
 
Battle of the brain cells Quiz Bee.pptx
Battle of the brain cells Quiz Bee.pptxBattle of the brain cells Quiz Bee.pptx
Battle of the brain cells Quiz Bee.pptx
 
WEEK 6-8 LESSON.pptx
WEEK 6-8 LESSON.pptxWEEK 6-8 LESSON.pptx
WEEK 6-8 LESSON.pptx
 
week 6 -Multiplexer & Demultiplexer.ppt
week 6 -Multiplexer & Demultiplexer.pptweek 6 -Multiplexer & Demultiplexer.ppt
week 6 -Multiplexer & Demultiplexer.ppt
 
tCh10.ppt
tCh10.ppttCh10.ppt
tCh10.ppt
 
False Position Method.pptx
False Position Method.pptxFalse Position Method.pptx
False Position Method.pptx
 
DiffEqPresent.ppt
DiffEqPresent.pptDiffEqPresent.ppt
DiffEqPresent.ppt
 
digital-communications.ppt
digital-communications.pptdigital-communications.ppt
digital-communications.ppt
 
Week 1-2 -INTRODUCTION TO QUANTITATIVE RESEARCH.pptx
Week 1-2 -INTRODUCTION TO QUANTITATIVE RESEARCH.pptxWeek 1-2 -INTRODUCTION TO QUANTITATIVE RESEARCH.pptx
Week 1-2 -INTRODUCTION TO QUANTITATIVE RESEARCH.pptx
 
Grammar Review 2nd 6 weeks Subject Verb Agreement and Pronoun Use.pptx
Grammar Review 2nd 6 weeks Subject Verb Agreement and Pronoun Use.pptxGrammar Review 2nd 6 weeks Subject Verb Agreement and Pronoun Use.pptx
Grammar Review 2nd 6 weeks Subject Verb Agreement and Pronoun Use.pptx
 

Recently uploaded

sieving analysis and results interpretation
sieving analysis and results interpretationsieving analysis and results interpretation
sieving analysis and results interpretation
ssuser36d3051
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
IJNSA Journal
 
Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptxManufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
Madan Karki
 
Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...
IJECEIAES
 
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student MemberIEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
VICTOR MAESTRE RAMIREZ
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
Mukeshwaran Balu
 
Embedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoringEmbedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoring
IJECEIAES
 
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdfBPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
MIGUELANGEL966976
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
Victor Morales
 
Question paper of renewable energy sources
Question paper of renewable energy sourcesQuestion paper of renewable energy sources
Question paper of renewable energy sources
mahammadsalmanmech
 
A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...
nooriasukmaningtyas
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
SyedAbiiAzazi1
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
rpskprasana
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
Divyam548318
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
wisnuprabawa3
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
Dr Ramhari Poudyal
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
Rahul
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Christina Lin
 
International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...
gerogepatton
 

Recently uploaded (20)

sieving analysis and results interpretation
sieving analysis and results interpretationsieving analysis and results interpretation
sieving analysis and results interpretation
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
 
Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptxManufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
 
Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...
 
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student MemberIEEE Aerospace and Electronic Systems Society as a Graduate Student Member
IEEE Aerospace and Electronic Systems Society as a Graduate Student Member
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
 
Embedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoringEmbedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoring
 
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdfBPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
BPV-GUI-01-Guide-for-ASME-Review-Teams-(General)-10-10-2023.pdf
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
 
Question paper of renewable energy sources
Question paper of renewable energy sourcesQuestion paper of renewable energy sources
Question paper of renewable energy sources
 
A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...A review on techniques and modelling methodologies used for checking electrom...
A review on techniques and modelling methodologies used for checking electrom...
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
 
International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...
 

Lesson Week 1-2.pptx

  • 2. Combinational Circuits  Combinational Circuits: o A combinational circuit is a connected arrangement of logic gates with a set of inputs and outputs. o The behavior of a combinational circuit is memoryless i.e. the output depends solely on its most recent input and is independent of the circuit’s past history. o In general term, a combinational circuit consists of n binary inputs and m binary outputs. o Combinational Logic circuits are made up from basic logic NAND, NOR or NOT gates that are combined or connected together to produce more complicated switching circuits. o Any combinational circuit can be implemented with only NAND and NOR gates as these are classified as “universal gates.”
  • 3. Combinational Circuits o As with logic gates, a combinational circuit can be defined in three ways:  Truth Table: For each of the 2n possible combinations of input signals, the binary value of each of the m output signal is listed.  Graphical Symbols: The interconnected layout of gates is depicted.  Boolean Equations: Each output signal is expressed as a Boolean function of its input signals.
  • 4. Representation of Combinational Logic Circuits ◦ Common combinational circuits made up from individual logic gates that carry out a desired application include Multiplexer, De-multiplexers, Encoders, Decoders, Full and Half Adders etc.
  • 5.
  • 6. Half Adder o The most basic digital arithmetic circuit is the addition of two binary digits. o A combinational circuit that performs the arithmetic addition of two bits is called a half-adder. ◦ Half-adder truth table and implementation ◦ S = A`B+AB` = A⊕B C = AB
  • 7. Half Adder ◦ To implement half adder using NAND gates; we require 5 NAND gates. 0+1 = 1 +0 =1  S=1, C= 0 1+1 = 10  S=0, C=1 1+1+1 = 11 S=1, C=1
  • 8. Limitations of Half Adder oThe reason it’s called half adder is that there is no scope to add the carry bit from previous bit. This is a major limitation of half adders when used as binary adders especially in real time scenarios which involves addition of multiple bits. oTo overcome this limitation, full adders are developed.
  • 9. Full Adder ◦ A full-adder is a combinational circuit that performs the arithmetic sum of three input bits. Block Diagram of Full Adder Logic Diagram of Full Adder
  • 10. Full Adder ◦ The full adder can be thought of as two half adders connected together, with the first half adder passing its carry to the second half adder.
  • 11. Truth Table for Full Adder o The Boolean Expression for a full adder is: Sum = (A⊕B) ⊕Cin ◦C-Out = A.B + Cin(A⊕B) = AB+ACin+BCin ◦ AB+ACin+BCin ◦ = AB + ACin+BCin(A+A`) ◦ = ABCin+AB+ACin+A`BCin ◦ = AB(1+Cin)+ACin+A`BCin ◦ = AB+ACin+A`BCin ◦ =AB+ACin(B+B`)+A`BCin ◦=ABCin+AB+AB`Cin+A`BCin ◦=AB(1+Cin)+AB`Cin+A`BCin ◦=AB+AB`Cin+A`BCin ◦=AB+Cin(AB`+A`B) = AB+Cin(A⊕B)
  • 12. Half Subtractor ◦ The half-subtractor is a combinational circuit which is used to perform subtraction of two bits. It has two inputs, A (minuend) and B (subtrahend) and two outputs Difference and Borrow. The logic symbol and truth table are shown below.
  • 13. Circuit Diagram of Half Subtractor ◦ From the above truth table we can find the boolean expression. Difference = A ⊕ B Borrow = A' B
  • 14. Full Subtractor ◦ A full subtractor is a combinational circuit that performs subtraction involving three bits, namely A (minuend), B (subtrahend), and Bin (borrow-in) . It accepts three inputs: A (minuend), B (subtrahend) and a Bin (borrow bit) and it produces two outputs: D (difference) and Bout (borrow out). The logic symbol and truth table are shown below.
  • 15. Truth Table ◦ From the above truth table we can find the boolean expression. D = A ⊕ B ⊕ Bin Bout = A' Bin + A' B + B Bin
  • 17. Title Lorem Ipsum LOREM IPSUM DOLOR SIT AMET, CONSECTETUER ADIPISCING ELIT. NUNC VIVERRA IMPERDIET ENIM. FUSCE EST. VIVAMUS A TELLUS. PELLENTESQUE HABITANT MORBI TRISTIQUE SENECTUS ET NETUS.