SlideShare a Scribd company logo
Introduction
 Digital circuits are divided into two broad categories..
 Combinational Circuits
 Sequential Circuits
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 2
Combinational circuits
 Combinational circuits are the circuits in which output at any instant
of time depends upon the input present at that instant of time.
 There is no memory in combinational circuits.
 Example
 Adder, Subtractor
 Video of Combinational circuit
 Video of Sequential circuit
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 3
Adder
 Adder is a Combinational circuit that performs addition of numbers.
 Can be used in ALU of Microprocessor, in calculating address in Microprocessor.
 Types of adders
1. Half adder
2. Full adder
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 4
Binary Addition
• 0 + 0 = 00 (Decimal 0)
• 0 + 1 = 01 (Decimal 1)
• 1 + 0 = 01 (Decimal 1)
• 1 + 1 = 10 (Decimal 2)
• Lets assume that A and B are bits to added..
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 5
A B S (Sum) C (Carry)
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
Half Adder
 Logic circuit used for addition of two 1 bit
numbers.
 It has two inputs(A and B) and two outputs(
sum and carry)
 Truth Table
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 6
Inputs Output
A B S C
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
Half Adder cont..
 K-map for Sum
 S = A’B + AB’
= A B
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 7
 K-map for Carrry
 C=AB
 Logic circuit
Full Adder
 Half adder has only 2 inputs and there is no provision to add a carry
coming from the lower order bits when multibit addition is
performed.
 Example
 So solution is full adder.
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 8
Full Adder cont..
 Block Diagram
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 9
Inputs Outputs
A B Cin S C
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
 Truth Table
Full Adder cont..
 K-map for Sum
 Sum=A’B’Cin + A’Bcin’ + AB’Cin’ + ABCin
Sum=A B Cin
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 10
 K-map for Carry
• Carry = Acin +BCin +AB
Full Adder
Logic Diagram:
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 11
Half Subtractor
 Logic circuit used for subtraction of two 1 bit
numbers.
 It has two inputs(A and B) and two outputs(
Difference and Borrow)
 Where A(minuend), B(Subtrahend)
 Truth Table
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 12
Inputs Output (A-B)
A B D(Difference) Bout(Borrow)
0 0 0 0
0 1 1 1
1 0 1 0
1 1 0 0
Half Subtractor cont..
 K-map for Difference
 D = A’B + AB’
= A B
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 13
 K-map for Borrow
 Bout=A’B
 Logic circuit
Full Subtractor
 Problem with Half subtractor
 So we have Full subtractor which is used for
performing multibit subtraction.
 Example:
 Inputs: A(minuend), B(Subtrahend), Bin(Borrow from
previous stage)
 Output: D(Difference), Bout(Borrow)
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 14
Full Subtractor cont..
 Block Diagram
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 15
Inputs Outputs
A B Bin D Bout
0 0 0 0 0
0 0 1 1 1
0 1 0 1 1
0 1 1 0 1
1 0 0 1 0
1 0 1 0 0
1 1 0 0 0
1 1 1 1 1
 Truth Table
Full Subtractor cont..
 K-map for Difference
 D=A’B’Bin + A’BBin’ +AB’ Bin’ + ABBBin
D=A B Bin
DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 16
 K-map for Borrow
• Bout =A’Bin + BBin + A’B

More Related Content

Similar to Adder and Subtractor

Computer Organization and Architecture Presentation
Computer Organization and Architecture PresentationComputer Organization and Architecture Presentation
Computer Organization and Architecture Presentation
ChiragBhardwaj52
 
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECEDigital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
SeshaVidhyaS
 
Design half ,full Adder and Subtractor
Design half ,full Adder and SubtractorDesign half ,full Adder and Subtractor
Design half ,full Adder and Subtractor
Jaimin@prt.ltd.
 
DPCO-Unit 2-Combinational Circuit.pdf
DPCO-Unit 2-Combinational Circuit.pdfDPCO-Unit 2-Combinational Circuit.pdf
DPCO-Unit 2-Combinational Circuit.pdf
ssuser08e250
 
Subtractor (1)
Subtractor (1)Subtractor (1)
Subtractor (1)
Self-employed
 
Digital 4-bit Comprator
Digital 4-bit CompratorDigital 4-bit Comprator
Digital 4-bit Comprator
Soudip Sinha Roy
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
ThanmayiKumar
 
Half & Full Adder
Half &  Full AdderHalf &  Full Adder
Half & Full Adder
Habibur Rahman
 
Fulll Adder
Fulll AdderFulll Adder
Fulll Adder
Muhammad Yasir
 
Introduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adderIntroduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adder
hymalakshmitirumani
 
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic CircuitsFYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
Arti Parab Academics
 
Cost Efficient Design of Reversible Adder Circuits for Low Power Applications
Cost Efficient Design of Reversible Adder Circuits for Low Power ApplicationsCost Efficient Design of Reversible Adder Circuits for Low Power Applications
Cost Efficient Design of Reversible Adder Circuits for Low Power Applications
VIT-AP University
 
Half adder & full adder
Half adder & full adderHalf adder & full adder
Half adder & full adder
Gaditek
 
Logic Minimization.pdf
Logic Minimization.pdfLogic Minimization.pdf
Logic Minimization.pdf
ShivarkarSandip
 
ARITHMETIC LOGIC UNIT.ppt
ARITHMETIC LOGIC UNIT.pptARITHMETIC LOGIC UNIT.ppt
ARITHMETIC LOGIC UNIT.ppt
RAJESH S
 
Binary parallel adder, decimal adder
Binary parallel adder, decimal adderBinary parallel adder, decimal adder
Binary parallel adder, decimal adder
shahzad ali
 
Adders(half aders and full adder with explanation , truth table and circuit d...
Adders(half aders and full adder with explanation , truth table and circuit d...Adders(half aders and full adder with explanation , truth table and circuit d...
Adders(half aders and full adder with explanation , truth table and circuit d...
DHARUN MUGHILAN
 
Adders and subtractors in vlsi design
Adders and subtractors in vlsi designAdders and subtractors in vlsi design
Adders and subtractors in vlsi design
dinesh aitha
 
Binary Adders.pdf
Binary Adders.pdfBinary Adders.pdf
Binary Adders.pdf
RamKumar612299
 
Assignment#7a
Assignment#7aAssignment#7a
Assignment#7a
Sunita Milind Dol
 

Similar to Adder and Subtractor (20)

Computer Organization and Architecture Presentation
Computer Organization and Architecture PresentationComputer Organization and Architecture Presentation
Computer Organization and Architecture Presentation
 
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECEDigital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
 
Design half ,full Adder and Subtractor
Design half ,full Adder and SubtractorDesign half ,full Adder and Subtractor
Design half ,full Adder and Subtractor
 
DPCO-Unit 2-Combinational Circuit.pdf
DPCO-Unit 2-Combinational Circuit.pdfDPCO-Unit 2-Combinational Circuit.pdf
DPCO-Unit 2-Combinational Circuit.pdf
 
Subtractor (1)
Subtractor (1)Subtractor (1)
Subtractor (1)
 
Digital 4-bit Comprator
Digital 4-bit CompratorDigital 4-bit Comprator
Digital 4-bit Comprator
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
 
Half & Full Adder
Half &  Full AdderHalf &  Full Adder
Half & Full Adder
 
Fulll Adder
Fulll AdderFulll Adder
Fulll Adder
 
Introduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adderIntroduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adder
 
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic CircuitsFYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
 
Cost Efficient Design of Reversible Adder Circuits for Low Power Applications
Cost Efficient Design of Reversible Adder Circuits for Low Power ApplicationsCost Efficient Design of Reversible Adder Circuits for Low Power Applications
Cost Efficient Design of Reversible Adder Circuits for Low Power Applications
 
Half adder & full adder
Half adder & full adderHalf adder & full adder
Half adder & full adder
 
Logic Minimization.pdf
Logic Minimization.pdfLogic Minimization.pdf
Logic Minimization.pdf
 
ARITHMETIC LOGIC UNIT.ppt
ARITHMETIC LOGIC UNIT.pptARITHMETIC LOGIC UNIT.ppt
ARITHMETIC LOGIC UNIT.ppt
 
Binary parallel adder, decimal adder
Binary parallel adder, decimal adderBinary parallel adder, decimal adder
Binary parallel adder, decimal adder
 
Adders(half aders and full adder with explanation , truth table and circuit d...
Adders(half aders and full adder with explanation , truth table and circuit d...Adders(half aders and full adder with explanation , truth table and circuit d...
Adders(half aders and full adder with explanation , truth table and circuit d...
 
Adders and subtractors in vlsi design
Adders and subtractors in vlsi designAdders and subtractors in vlsi design
Adders and subtractors in vlsi design
 
Binary Adders.pdf
Binary Adders.pdfBinary Adders.pdf
Binary Adders.pdf
 
Assignment#7a
Assignment#7aAssignment#7a
Assignment#7a
 

Recently uploaded

AP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specificAP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specific
BrazilAccount1
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
manasideore6
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
ChristineTorrepenida1
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
ssuser7dcef0
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Dr.Costas Sachpazis
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
Robbie Edward Sayers
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Soumen Santra
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
bakpo1
 
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERSCW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
veerababupersonal22
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
Intella Parts
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
zwunae
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 

Recently uploaded (20)

AP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specificAP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specific
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
 
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERSCW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 

Adder and Subtractor

  • 1. Introduction  Digital circuits are divided into two broad categories..  Combinational Circuits  Sequential Circuits DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 2
  • 2. Combinational circuits  Combinational circuits are the circuits in which output at any instant of time depends upon the input present at that instant of time.  There is no memory in combinational circuits.  Example  Adder, Subtractor  Video of Combinational circuit  Video of Sequential circuit DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 3
  • 3. Adder  Adder is a Combinational circuit that performs addition of numbers.  Can be used in ALU of Microprocessor, in calculating address in Microprocessor.  Types of adders 1. Half adder 2. Full adder DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 4
  • 4. Binary Addition • 0 + 0 = 00 (Decimal 0) • 0 + 1 = 01 (Decimal 1) • 1 + 0 = 01 (Decimal 1) • 1 + 1 = 10 (Decimal 2) • Lets assume that A and B are bits to added.. DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 5 A B S (Sum) C (Carry) 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1
  • 5. Half Adder  Logic circuit used for addition of two 1 bit numbers.  It has two inputs(A and B) and two outputs( sum and carry)  Truth Table DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 6 Inputs Output A B S C 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1
  • 6. Half Adder cont..  K-map for Sum  S = A’B + AB’ = A B DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 7  K-map for Carrry  C=AB  Logic circuit
  • 7. Full Adder  Half adder has only 2 inputs and there is no provision to add a carry coming from the lower order bits when multibit addition is performed.  Example  So solution is full adder. DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 8
  • 8. Full Adder cont..  Block Diagram DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 9 Inputs Outputs A B Cin S C 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1  Truth Table
  • 9. Full Adder cont..  K-map for Sum  Sum=A’B’Cin + A’Bcin’ + AB’Cin’ + ABCin Sum=A B Cin DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 10  K-map for Carry • Carry = Acin +BCin +AB
  • 10. Full Adder Logic Diagram: DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 11
  • 11. Half Subtractor  Logic circuit used for subtraction of two 1 bit numbers.  It has two inputs(A and B) and two outputs( Difference and Borrow)  Where A(minuend), B(Subtrahend)  Truth Table DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 12 Inputs Output (A-B) A B D(Difference) Bout(Borrow) 0 0 0 0 0 1 1 1 1 0 1 0 1 1 0 0
  • 12. Half Subtractor cont..  K-map for Difference  D = A’B + AB’ = A B DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 13  K-map for Borrow  Bout=A’B  Logic circuit
  • 13. Full Subtractor  Problem with Half subtractor  So we have Full subtractor which is used for performing multibit subtraction.  Example:  Inputs: A(minuend), B(Subtrahend), Bin(Borrow from previous stage)  Output: D(Difference), Bout(Borrow) DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 14
  • 14. Full Subtractor cont..  Block Diagram DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 15 Inputs Outputs A B Bin D Bout 0 0 0 0 0 0 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1 0 0 1 0 1 0 1 0 0 1 1 0 0 0 1 1 1 1 1  Truth Table
  • 15. Full Subtractor cont..  K-map for Difference  D=A’B’Bin + A’BBin’ +AB’ Bin’ + ABBBin D=A B Bin DEPARTMENT OF COMPUTER ENGINEERING, Sanjivani COE, Kopargaon 16  K-map for Borrow • Bout =A’Bin + BBin + A’B