SlideShare a Scribd company logo

2Sem-MTech-Low Power VLSI Design Homework - Unit1

•
•
Dr. Shivananda Koteshwar
Dr. Shivananda Koteshwar

This document outlines the topics and assignments for a Low Power VLSI Design course. The course covers topics like device and technology impacts on low power, power estimation techniques, probabilistic power analysis, low power circuit design, architectures, clock distribution and algorithm/architectural methodologies. It lists reference books and divides the semester into 8 units covering these topics. It also includes a homework assignment dividing a set of paper submission topics and questions among student teams.

1 of 2
13       EVEN     SEMESTER                     LOW  POWER  VLSI  DESIGN-­‐2-­‐MTech-­‐     Homework  –  UNIT1             Shivananda  Koteshwar     Professor,  E&C  Department,  PESIT  SC           1) Introduction     5) Low  Power  Design  Circuit  Level   2) Device  and  Technology  Impact  on  Low   6) Low  Power  Architecture  and  Systems   Power   3) Power  Estimation,  Simulation  Power   7) Low  Power  Clock  Distribution   Analysis   4) Probabilistic  Power  Analysis   8) Algorithm  and  Architectural  Level   Methodologies   Reference  Books:   1. Kaushik  Roy,  Sharat  Prasad,  “  Low-­‐Power  CMOS  VLSI  Circuit  Design”  Wiley,  2000   2. Gary  K.  Yeap,  “  Practical  Low  Power  Digital  VLSI  Design”,  KAP,  2002   3. Rabaey,  Pedram,  “  Low  Power  Design  Methodologies”  Kluwer  Academic,  1997     UNIT  1:     Introduction:  Need  for  low  power  VLSI  chips,  Sources  of  power  dissipation  on  Digital   Integrated  circuits,  Emerging  Low  power  approaches,  Physics  of  power  dissipation  in  CMOS   devices.       P e o p l e s   E d u c a t i o n   S o c i e t y   S o u t h   C a m p u s   ( w w w . p e s . e d u )  
Low  Power  VLSI  Design  (2nd  Semester)                                                                                  UNIT  1  HW  v1.0     Paper Submission Team 1 Need for Low Power VLSI Chips Subramanya / Ravindra 2 Failure Mechanism with Temperature Shivukumar / Amaranath increase 3 Ultra Low Power Device and Applications Sagar / Akshay 4 VI Characteristics of Inverter and Passgate Santosh / Ajit 5 Low/High Vt Cells and MTCMOS Cells Nitin / Zowresh 6 Cooling strategies in a chip Swatishree / Chaitra 7 Packaging techniques and +/- of each Geetanjali / Harshitaa 8 Sources of Power Dissipation Rajshekhar / Vinayak 9 Scaling and different parameters Sandeep / Muralidhar Questions to be answered by all (All are 6marks questions unless specified otherwise) 1. What are the sources of power dissipation in digital ICs ? 2. With usual notation derive the equation for short circuit power dissipation in a CMOS inverter (10m) 3. Discuss the techniques to reduce power dissipation (10m) 4. Write an explanatory notes on physics of power dissipation in MOSFET devices? 5. Explain the need for Low Power VLSI Design 6. Discuss about the dynamic dissipation in CMOS 7. A 32 bit off chip bus operating at 5V and 66MHz clock rate is driving a capacitance of 25pF/bit. Each bit is estimated to have a toggling probability of 0.25 at each clock cycle. What is the power dissipation in operating the bus 8. Explain the basic principle of Low Power Design 9. Derive the most important equation for power dissipation in digital VLSI circuits taking into account the charging and discharging of capacitance in CMOS circuits 10. Explain the effects of input signal slope and output loading capacitance on short circuit current   Shivoo  Koteshwar’s  Notes                                          2                                                                                          shivoo@pes.edu        

Recommended

2Sem-MTech-Low Power VLSI Design Homework - Unit2
2Sem-MTech-Low Power VLSI Design Homework - Unit2 2Sem-MTech-Low Power VLSI Design Homework - Unit2
2Sem-MTech-Low Power VLSI Design Homework - Unit2 Dr. Shivananda Koteshwar
 
Low power vlsi design ppt
Low power vlsi design pptLow power vlsi design ppt
Low power vlsi design ppt
Anil Yadav
 
Low power embedded system design
Low power embedded system designLow power embedded system design
Low power embedded system design
Sri Manakula Vinayagar Engineering College
 
Low Power Memory
Low Power MemoryLow Power Memory
Low Power Memory
azmathmoosa
 
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip DesignAnalysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip Design
Editor IJMTER
 
Low power vlsi design
Low power vlsi designLow power vlsi design
Low power vlsi designVinchipsytm Vlsitraining
 
LOW POWER DESIGN VLSI
LOW POWER DESIGN VLSILOW POWER DESIGN VLSI
LOW POWER DESIGN VLSI
Duronto riyad
 
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignAdvanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip Design
Dr. Shivananda Koteshwar
 

Recommended

2Sem-MTech-Low Power VLSI Design Homework - Unit2
2Sem-MTech-Low Power VLSI Design Homework - Unit2 2Sem-MTech-Low Power VLSI Design Homework - Unit2
2Sem-MTech-Low Power VLSI Design Homework - Unit2 Dr. Shivananda Koteshwar
 
Low power vlsi design ppt
Low power vlsi design pptLow power vlsi design ppt
Low power vlsi design ppt
Anil Yadav
 
Low power embedded system design
Low power embedded system designLow power embedded system design
Low power embedded system design
Sri Manakula Vinayagar Engineering College
 
Low Power Memory
Low Power MemoryLow Power Memory
Low Power Memory
azmathmoosa
 
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip DesignAnalysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip Design
Editor IJMTER
 
Low power vlsi design
Low power vlsi designLow power vlsi design
Low power vlsi designVinchipsytm Vlsitraining
 
LOW POWER DESIGN VLSI
LOW POWER DESIGN VLSILOW POWER DESIGN VLSI
LOW POWER DESIGN VLSI
Duronto riyad
 
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignAdvanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip Design
Dr. Shivananda Koteshwar
 
Bl dez wt-uen103511
Bl dez wt-uen103511Bl dez wt-uen103511
Bl dez wt-uen103511my_immortal_06
 
Low power design-ver_26_mar08
Low power design-ver_26_mar08Low power design-ver_26_mar08
Low power design-ver_26_mar08Obsidian Software
 
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITPOWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
Anil Yadav
 
Low Power Design Approach in VLSI
Low Power Design Approach in VLSILow Power Design Approach in VLSI
Low Power Design Approach in VLSI
Silicon Mentor
 
Adiabatic logic or clock powered logic
Adiabatic logic or clock powered logicAdiabatic logic or clock powered logic
Adiabatic logic or clock powered logic
Tuhinansu Pradhan
 
Low Power Adiabatic Logic Design
Low Power Adiabatic Logic DesignLow Power Adiabatic Logic Design
Low Power Adiabatic Logic Design
IOSRJECE
 
Low power electronic design
Low power electronic designLow power electronic design
Low power electronic design
Mahesh Dananjaya
 
Power
PowerPower
Power
Varun Bansal
 
Nowka low-power-07
Nowka low-power-07Nowka low-power-07
Nowka low-power-07
Vijay Prime
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC Design
Rajesh_navandar
 
Power Gating
Power GatingPower Gating
Power Gating
Mahesh Dananjaya
 
VLSI Power in a Nutshell
VLSI Power in a NutshellVLSI Power in a Nutshell
VLSI Power in a Nutshell
Mahesh Dananjaya
 
Low Power VLSI Design
Low Power VLSI DesignLow Power VLSI Design
Low Power VLSI Design
Mahesh Dananjaya
 
Embedded Systems Power Management
Embedded Systems Power ManagementEmbedded Systems Power Management
Embedded Systems Power Management
Patrick Bellasi
 
Power Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise ReductionPower Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise Reduction
IJERA Editor
 
Low Power VLSI Designs
Low Power VLSI DesignsLow Power VLSI Designs
Low Power VLSI Designs
Mahesh Dananjaya
 
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
IJSRD
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1
SUNODH GARLAPATI
 
IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...
IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...
IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...
IRJET Journal
 
Low Power Techniques
Low Power TechniquesLow Power Techniques
Low Power Techniques
keshava murali
 
4Sem-HDL Programming Notes-Unit8-Synthesis
4Sem-HDL Programming Notes-Unit8-Synthesis 4Sem-HDL Programming Notes-Unit8-Synthesis
4Sem-HDL Programming Notes-Unit8-Synthesis
Dr. Shivananda Koteshwar
 
Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3IAEME Publication
 

More Related Content

What's hot

Low power design-ver_26_mar08
Low power design-ver_26_mar08Low power design-ver_26_mar08
Low power design-ver_26_mar08Obsidian Software
 
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITPOWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
Anil Yadav
 
Low Power Design Approach in VLSI
Low Power Design Approach in VLSILow Power Design Approach in VLSI
Low Power Design Approach in VLSI
Silicon Mentor
 
Adiabatic logic or clock powered logic
Adiabatic logic or clock powered logicAdiabatic logic or clock powered logic
Adiabatic logic or clock powered logic
Tuhinansu Pradhan
 
Low Power Adiabatic Logic Design
Low Power Adiabatic Logic DesignLow Power Adiabatic Logic Design
Low Power Adiabatic Logic Design
IOSRJECE
 
Low power electronic design
Low power electronic designLow power electronic design
Low power electronic design
Mahesh Dananjaya
 
Power
PowerPower
Power
Varun Bansal
 
Nowka low-power-07
Nowka low-power-07Nowka low-power-07
Nowka low-power-07
Vijay Prime
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC Design
Rajesh_navandar
 
Power Gating
Power GatingPower Gating
Power Gating
Mahesh Dananjaya
 
VLSI Power in a Nutshell
VLSI Power in a NutshellVLSI Power in a Nutshell
VLSI Power in a Nutshell
Mahesh Dananjaya
 
Low Power VLSI Design
Low Power VLSI DesignLow Power VLSI Design
Low Power VLSI Design
Mahesh Dananjaya
 
Embedded Systems Power Management
Embedded Systems Power ManagementEmbedded Systems Power Management
Embedded Systems Power Management
Patrick Bellasi
 
Power Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise ReductionPower Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise Reduction
IJERA Editor
 
Low Power VLSI Designs
Low Power VLSI DesignsLow Power VLSI Designs
Low Power VLSI Designs
Mahesh Dananjaya
 
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
IJSRD
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1
SUNODH GARLAPATI
 
IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...
IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...
IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...
IRJET Journal
 

What's hot (19)

Bl dez wt-uen103511
Bl dez wt-uen103511Bl dez wt-uen103511
Bl dez wt-uen103511
 
Low power design-ver_26_mar08
Low power design-ver_26_mar08Low power design-ver_26_mar08
Low power design-ver_26_mar08
 
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITPOWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
 
Low Power Design Approach in VLSI
Low Power Design Approach in VLSILow Power Design Approach in VLSI
Low Power Design Approach in VLSI
 
Adiabatic logic or clock powered logic
Adiabatic logic or clock powered logicAdiabatic logic or clock powered logic
Adiabatic logic or clock powered logic
 
Low Power Adiabatic Logic Design
Low Power Adiabatic Logic DesignLow Power Adiabatic Logic Design
Low Power Adiabatic Logic Design
 
Low power electronic design
Low power electronic designLow power electronic design
Low power electronic design
 
Power
PowerPower
Power
 
Nowka low-power-07
Nowka low-power-07Nowka low-power-07
Nowka low-power-07
 
Low Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC DesignLow Power Design Techniques for ASIC / SOC Design
Low Power Design Techniques for ASIC / SOC Design
 
Power Gating
Power GatingPower Gating
Power Gating
 
VLSI Power in a Nutshell
VLSI Power in a NutshellVLSI Power in a Nutshell
VLSI Power in a Nutshell
 
Low Power VLSI Design
Low Power VLSI DesignLow Power VLSI Design
Low Power VLSI Design
 
Embedded Systems Power Management
Embedded Systems Power ManagementEmbedded Systems Power Management
Embedded Systems Power Management
 
Power Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise ReductionPower Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise Reduction
 
Low Power VLSI Designs
Low Power VLSI DesignsLow Power VLSI Designs
Low Power VLSI Designs
 
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1
 
IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...
IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...
IRJET- High Efficiency Bridge-Less Battery Charger for Light Electric Veh...
 

Viewers also liked

Low Power Techniques
Low Power TechniquesLow Power Techniques
Low Power Techniques
keshava murali
 
4Sem-HDL Programming Notes-Unit8-Synthesis
4Sem-HDL Programming Notes-Unit8-Synthesis 4Sem-HDL Programming Notes-Unit8-Synthesis
4Sem-HDL Programming Notes-Unit8-Synthesis
Dr. Shivananda Koteshwar
 
Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3IAEME Publication
 
Whitepaper Mobile-Learning-EN
Whitepaper Mobile-Learning-ENWhitepaper Mobile-Learning-EN
Whitepaper Mobile-Learning-ENHenk Arts
 
Clock gating
Clock gatingClock gating
Clock gating
Mahi
 
Pass transistor logic
Pass transistor logicPass transistor logic
Pass transistor logic
student
 
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalLow Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalJITENDER -
 
Clock Gating
Clock GatingClock Gating
Clock Gating
Mahesh Dananjaya
 
Vlsi power estimation
Vlsi power estimationVlsi power estimation
Vlsi power estimation
Mahesh Dananjaya
 
Book Summary - What got you here wont get you there!
Book Summary - What got you here wont get you there!Book Summary - What got you here wont get you there!
Book Summary - What got you here wont get you there!Dr. Shivananda Koteshwar
 
Low power VLSI design
Low power VLSI designLow power VLSI design
Low power VLSI design
Saravanan Siddhan
 
Power consumption
Power consumptionPower consumption
Power consumption
sdpable
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor LogicDiwaker Pant
 
Semiconductor industry for IoT Entrepreneurs
Semiconductor industry for IoT EntrepreneursSemiconductor industry for IoT Entrepreneurs
Semiconductor industry for IoT Entrepreneurs
Dr. Shivananda Koteshwar
 
BiCMOS Technology
BiCMOS TechnologyBiCMOS Technology
BiCMOS Technology
Mithileysh Sathiyanarayanan
 

Viewers also liked (17)

Low Power Techniques
Low Power TechniquesLow Power Techniques
Low Power Techniques
 
4Sem-HDL Programming Notes-Unit8-Synthesis
4Sem-HDL Programming Notes-Unit8-Synthesis 4Sem-HDL Programming Notes-Unit8-Synthesis
4Sem-HDL Programming Notes-Unit8-Synthesis
 
Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3
 
Whitepaper Mobile-Learning-EN
Whitepaper Mobile-Learning-ENWhitepaper Mobile-Learning-EN
Whitepaper Mobile-Learning-EN
 
Clock gating
Clock gatingClock gating
Clock gating
 
Pass transistor logic
Pass transistor logicPass transistor logic
Pass transistor logic
 
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalLow Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_final
 
Clock Gating
Clock GatingClock Gating
Clock Gating
 
Vlsi power estimation
Vlsi power estimationVlsi power estimation
Vlsi power estimation
 
Book Summary - What got you here wont get you there!
Book Summary - What got you here wont get you there!Book Summary - What got you here wont get you there!
Book Summary - What got you here wont get you there!
 
Low power VLSI design
Low power VLSI designLow power VLSI design
Low power VLSI design
 
Power consumption
Power consumptionPower consumption
Power consumption
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Semiconductor industry for IoT Entrepreneurs
Semiconductor industry for IoT EntrepreneursSemiconductor industry for IoT Entrepreneurs
Semiconductor industry for IoT Entrepreneurs
 
Pass transistor logic
Pass transistor logicPass transistor logic
Pass transistor logic
 
BiCMOS Technology
BiCMOS TechnologyBiCMOS Technology
BiCMOS Technology
 
12 low power techniques
12 low power techniques12 low power techniques
12 low power techniques
 

Similar to 2Sem-MTech-Low Power VLSI Design Homework - Unit1

Optimal Capacitor Placement in Distribution System using Fuzzy Techniques
Optimal Capacitor Placement in Distribution System using Fuzzy TechniquesOptimal Capacitor Placement in Distribution System using Fuzzy Techniques
Optimal Capacitor Placement in Distribution System using Fuzzy Techniques
IDES Editor
 
30_Design.pdf
30_Design.pdf30_Design.pdf
30_Design.pdf
Sunil Kumar
 
A Literature Survey on Energy Efficient MAC Protocols For WSN
A Literature Survey on Energy Efficient MAC Protocols For WSNA Literature Survey on Energy Efficient MAC Protocols For WSN
A Literature Survey on Energy Efficient MAC Protocols For WSN
IRJET Journal
 
High performance novel dual stack gating technique for reduction of ground bo...
High performance novel dual stack gating technique for reduction of ground bo...High performance novel dual stack gating technique for reduction of ground bo...
High performance novel dual stack gating technique for reduction of ground bo...
eSAT Journals
 
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAMIMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
VLSICS Design
 
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAMIMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
VLSICS Design
 
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAMIMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
VLSICS Design
 
L24093097
L24093097L24093097
L24093097
IJERA Editor
 
IRJET- An Enhanced Cluster (CH-LEACH) based Routing Scheme for Wireless Senso...
IRJET- An Enhanced Cluster (CH-LEACH) based Routing Scheme for Wireless Senso...IRJET- An Enhanced Cluster (CH-LEACH) based Routing Scheme for Wireless Senso...
IRJET- An Enhanced Cluster (CH-LEACH) based Routing Scheme for Wireless Senso...
IRJET Journal
 
IRJET- Fitness Function as Trust Value using to Efficient Multipath Routi...
IRJET- Fitness Function as Trust Value using to Efficient Multipath Routi...IRJET- Fitness Function as Trust Value using to Efficient Multipath Routi...
IRJET- Fitness Function as Trust Value using to Efficient Multipath Routi...
IRJET Journal
 
Lb2418671870
Lb2418671870Lb2418671870
Lb2418671870
IJERA Editor
 
Dc31712719
Dc31712719Dc31712719
Dc31712719
IJERA Editor
 
G017164448
G017164448G017164448
G017164448
IOSR Journals
 
Wireless Sensor Grids Energy Efficiency Enrichment Using Quorum Techniques
Wireless Sensor Grids Energy Efficiency Enrichment Using Quorum TechniquesWireless Sensor Grids Energy Efficiency Enrichment Using Quorum Techniques
Wireless Sensor Grids Energy Efficiency Enrichment Using Quorum Techniques
IOSR Journals
 
Using the CC2430 and TIMAC for low-power wireless sensor applications: A powe...
Using the CC2430 and TIMAC for low-power wireless sensor applications: A powe...Using the CC2430 and TIMAC for low-power wireless sensor applications: A powe...
Using the CC2430 and TIMAC for low-power wireless sensor applications: A powe...
Zin Kyaw
 
An improvised design implementation of sram
An improvised design implementation of sramAn improvised design implementation of sram
An improvised design implementation of sram
IAEME Publication
 
An improvised design implementation of sram
An improvised design implementation of sramAn improvised design implementation of sram
An improvised design implementation of sram
IAEME Publication
 
Seminar 12-11-19
Seminar 12-11-19Seminar 12-11-19
Seminar 12-11-19
Pipat Methavanitpong
 

Similar to 2Sem-MTech-Low Power VLSI Design Homework - Unit1 (20)

Optimal Capacitor Placement in Distribution System using Fuzzy Techniques
Optimal Capacitor Placement in Distribution System using Fuzzy TechniquesOptimal Capacitor Placement in Distribution System using Fuzzy Techniques
Optimal Capacitor Placement in Distribution System using Fuzzy Techniques
 
30_Design.pdf
30_Design.pdf30_Design.pdf
30_Design.pdf
 
International Journal of Engineering Inventions (IJEI)
International Journal of Engineering Inventions (IJEI)International Journal of Engineering Inventions (IJEI)
International Journal of Engineering Inventions (IJEI)
 
A Literature Survey on Energy Efficient MAC Protocols For WSN
A Literature Survey on Energy Efficient MAC Protocols For WSNA Literature Survey on Energy Efficient MAC Protocols For WSN
A Literature Survey on Energy Efficient MAC Protocols For WSN
 
High performance novel dual stack gating technique for reduction of ground bo...
High performance novel dual stack gating technique for reduction of ground bo...High performance novel dual stack gating technique for reduction of ground bo...
High performance novel dual stack gating technique for reduction of ground bo...
 
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAMIMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
 
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAMIMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
 
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAMIMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
 
L24093097
L24093097L24093097
L24093097
 
IRJET- An Enhanced Cluster (CH-LEACH) based Routing Scheme for Wireless Senso...
IRJET- An Enhanced Cluster (CH-LEACH) based Routing Scheme for Wireless Senso...IRJET- An Enhanced Cluster (CH-LEACH) based Routing Scheme for Wireless Senso...
IRJET- An Enhanced Cluster (CH-LEACH) based Routing Scheme for Wireless Senso...
 
IRJET- Fitness Function as Trust Value using to Efficient Multipath Routi...
IRJET- Fitness Function as Trust Value using to Efficient Multipath Routi...IRJET- Fitness Function as Trust Value using to Efficient Multipath Routi...
IRJET- Fitness Function as Trust Value using to Efficient Multipath Routi...
 
Low power sram
Low power sramLow power sram
Low power sram
 
Lb2418671870
Lb2418671870Lb2418671870
Lb2418671870
 
Dc31712719
Dc31712719Dc31712719
Dc31712719
 
G017164448
G017164448G017164448
G017164448
 
Wireless Sensor Grids Energy Efficiency Enrichment Using Quorum Techniques
Wireless Sensor Grids Energy Efficiency Enrichment Using Quorum TechniquesWireless Sensor Grids Energy Efficiency Enrichment Using Quorum Techniques
Wireless Sensor Grids Energy Efficiency Enrichment Using Quorum Techniques
 
Using the CC2430 and TIMAC for low-power wireless sensor applications: A powe...
Using the CC2430 and TIMAC for low-power wireless sensor applications: A powe...Using the CC2430 and TIMAC for low-power wireless sensor applications: A powe...
Using the CC2430 and TIMAC for low-power wireless sensor applications: A powe...
 
An improvised design implementation of sram
An improvised design implementation of sramAn improvised design implementation of sram
An improvised design implementation of sram
 
An improvised design implementation of sram
An improvised design implementation of sramAn improvised design implementation of sram
An improvised design implementation of sram
 
Seminar 12-11-19
Seminar 12-11-19Seminar 12-11-19
Seminar 12-11-19
 

More from Dr. Shivananda Koteshwar

Aurinko Open Day (11th and 12th)
Aurinko Open Day (11th and 12th)Aurinko Open Day (11th and 12th)
Aurinko Open Day (11th and 12th)
Dr. Shivananda Koteshwar
 
Aurinko Open Day (Pre KG to 10th Grade)
Aurinko Open Day (Pre KG to 10th Grade)Aurinko Open Day (Pre KG to 10th Grade)
Aurinko Open Day (Pre KG to 10th Grade)
Dr. Shivananda Koteshwar
 
BELAKUBE METHODOLOGY
BELAKUBE METHODOLOGYBELAKUBE METHODOLOGY
BELAKUBE METHODOLOGY
Dr. Shivananda Koteshwar
 
Belakoo Annual Report 2021-22
Belakoo Annual Report 2021-22Belakoo Annual Report 2021-22
Belakoo Annual Report 2021-22
Dr. Shivananda Koteshwar
 
Role of a manager in cultural transformation
Role of a manager in cultural transformationRole of a manager in cultural transformation
Role of a manager in cultural transformation
Dr. Shivananda Koteshwar
 
Social Entrepreneurship
Social EntrepreneurshipSocial Entrepreneurship
Social Entrepreneurship
Dr. Shivananda Koteshwar
 
Innovation in GCC - Global Capability Center
Innovation in GCC - Global Capability CenterInnovation in GCC - Global Capability Center
Innovation in GCC - Global Capability Center
Dr. Shivananda Koteshwar
 
Corporate Expectation from a MBA Graduate
Corporate Expectation from a MBA GraduateCorporate Expectation from a MBA Graduate
Corporate Expectation from a MBA Graduate
Dr. Shivananda Koteshwar
 
Introduction to consultancy for MBA Freshers
Introduction to consultancy for MBA FreshersIntroduction to consultancy for MBA Freshers
Introduction to consultancy for MBA Freshers
Dr. Shivananda Koteshwar
 
Bachelor of Design (BDes)
Bachelor of Design (BDes)Bachelor of Design (BDes)
Bachelor of Design (BDes)
Dr. Shivananda Koteshwar
 
Understanding scale Clean tech and Agritech verticals
Understanding scale Clean tech and Agritech verticalsUnderstanding scale Clean tech and Agritech verticals
Understanding scale Clean tech and Agritech verticals
Dr. Shivananda Koteshwar
 
Evolution and Advancement in Chipsets
Evolution and Advancement in ChipsetsEvolution and Advancement in Chipsets
Evolution and Advancement in Chipsets
Dr. Shivananda Koteshwar
 
Ideation and validation - An exercise
Ideation and validation - An exerciseIdeation and validation - An exercise
Ideation and validation - An exercise
Dr. Shivananda Koteshwar
 
IoT product business plan creation for entrepreneurs and intrepreneurs
IoT product business plan creation for entrepreneurs and intrepreneursIoT product business plan creation for entrepreneurs and intrepreneurs
IoT product business plan creation for entrepreneurs and intrepreneurs
Dr. Shivananda Koteshwar
 
ASIC SoC Verification Challenges and Methodologies
ASIC SoC Verification Challenges and MethodologiesASIC SoC Verification Challenges and Methodologies
ASIC SoC Verification Challenges and Methodologies
Dr. Shivananda Koteshwar
 
IoT Product Design and Prototyping
IoT Product Design and PrototypingIoT Product Design and Prototyping
IoT Product Design and Prototyping
Dr. Shivananda Koteshwar
 
Business model
Business modelBusiness model
Business model
Dr. Shivananda Koteshwar
 
Engaging Today's kids
Engaging Today's kidsEngaging Today's kids
Engaging Today's kids
Dr. Shivananda Koteshwar
 
Nurturing Innovative Minds
Nurturing Innovative MindsNurturing Innovative Minds
Nurturing Innovative Minds
Dr. Shivananda Koteshwar
 
Creating those dots
Creating those dotsCreating those dots
Creating those dots
Dr. Shivananda Koteshwar
 

More from Dr. Shivananda Koteshwar (20)

Aurinko Open Day (11th and 12th)
Aurinko Open Day (11th and 12th)Aurinko Open Day (11th and 12th)
Aurinko Open Day (11th and 12th)
 
Aurinko Open Day (Pre KG to 10th Grade)
Aurinko Open Day (Pre KG to 10th Grade)Aurinko Open Day (Pre KG to 10th Grade)
Aurinko Open Day (Pre KG to 10th Grade)
 
BELAKUBE METHODOLOGY
BELAKUBE METHODOLOGYBELAKUBE METHODOLOGY
BELAKUBE METHODOLOGY
 
Belakoo Annual Report 2021-22
Belakoo Annual Report 2021-22Belakoo Annual Report 2021-22
Belakoo Annual Report 2021-22
 
Role of a manager in cultural transformation
Role of a manager in cultural transformationRole of a manager in cultural transformation
Role of a manager in cultural transformation
 
Social Entrepreneurship
Social EntrepreneurshipSocial Entrepreneurship
Social Entrepreneurship
 
Innovation in GCC - Global Capability Center
Innovation in GCC - Global Capability CenterInnovation in GCC - Global Capability Center
Innovation in GCC - Global Capability Center
 
Corporate Expectation from a MBA Graduate
Corporate Expectation from a MBA GraduateCorporate Expectation from a MBA Graduate
Corporate Expectation from a MBA Graduate
 
Introduction to consultancy for MBA Freshers
Introduction to consultancy for MBA FreshersIntroduction to consultancy for MBA Freshers
Introduction to consultancy for MBA Freshers
 
Bachelor of Design (BDes)
Bachelor of Design (BDes)Bachelor of Design (BDes)
Bachelor of Design (BDes)
 
Understanding scale Clean tech and Agritech verticals
Understanding scale Clean tech and Agritech verticalsUnderstanding scale Clean tech and Agritech verticals
Understanding scale Clean tech and Agritech verticals
 
Evolution and Advancement in Chipsets
Evolution and Advancement in ChipsetsEvolution and Advancement in Chipsets
Evolution and Advancement in Chipsets
 
Ideation and validation - An exercise
Ideation and validation - An exerciseIdeation and validation - An exercise
Ideation and validation - An exercise
 
IoT product business plan creation for entrepreneurs and intrepreneurs
IoT product business plan creation for entrepreneurs and intrepreneursIoT product business plan creation for entrepreneurs and intrepreneurs
IoT product business plan creation for entrepreneurs and intrepreneurs
 
ASIC SoC Verification Challenges and Methodologies
ASIC SoC Verification Challenges and MethodologiesASIC SoC Verification Challenges and Methodologies
ASIC SoC Verification Challenges and Methodologies
 
IoT Product Design and Prototyping
IoT Product Design and PrototypingIoT Product Design and Prototyping
IoT Product Design and Prototyping
 
Business model
Business modelBusiness model
Business model
 
Engaging Today's kids
Engaging Today's kidsEngaging Today's kids
Engaging Today's kids
 
Nurturing Innovative Minds
Nurturing Innovative MindsNurturing Innovative Minds
Nurturing Innovative Minds
 
Creating those dots
Creating those dotsCreating those dots
Creating those dots
 

Recently uploaded

Language Across the Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.Language Across the Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
Atul Kumar Singh
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
Vivekanand Anglo Vedic Academy
 
A Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptxA Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptx
thanhdowork
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
Pavel ( NSTU)
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Atul Kumar Singh
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
SACHIN R KONDAGURI
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
camakaiclarkmusic
 
Model Attribute Check Company Auto Property
Model Attribute Check Company Auto PropertyModel Attribute Check Company Auto Property
Model Attribute Check Company Auto Property
Celine George
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
DhatriParmar
 
Best Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDABest Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDA
deeptiverma2406
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
EduSkills OECD
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
TechSoup
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 
A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
Peter Windle
 
Chapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdfChapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdf
Kartik Tiwari
 
Lapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdfLapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdf
Jean Carlos Nunes Paixão
 
Normal Labour/ Stages of Labour/ Mechanism of Labour
Normal Labour/ Stages of Labour/ Mechanism of LabourNormal Labour/ Stages of Labour/ Mechanism of Labour
Normal Labour/ Stages of Labour/ Mechanism of Labour
Wasim Ak
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela TaraOperation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela Tara
Balvir Singh
 
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdfMASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
goswamiyash170123
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
Sandy Millin
 

Recently uploaded (20)

Language Across the Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.Language Across the Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
 
A Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptxA Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptx
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
 
CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
 
Model Attribute Check Company Auto Property
Model Attribute Check Company Auto PropertyModel Attribute Check Company Auto Property
Model Attribute Check Company Auto Property
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
 
Best Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDABest Digital Marketing Institute In NOIDA
Best Digital Marketing Institute In NOIDA
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 
A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
 
Chapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdfChapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdf
 
Lapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdfLapbook sobre os Regimes Totalitários.pdf
Lapbook sobre os Regimes Totalitários.pdf
 
Normal Labour/ Stages of Labour/ Mechanism of Labour
Normal Labour/ Stages of Labour/ Mechanism of LabourNormal Labour/ Stages of Labour/ Mechanism of Labour
Normal Labour/ Stages of Labour/ Mechanism of Labour
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela TaraOperation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela Tara
 
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdfMASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
 

2Sem-MTech-Low Power VLSI Design Homework - Unit1

  • 1. 13       EVEN     SEMESTER                     LOW  POWER  VLSI  DESIGN-­‐2-­‐MTech-­‐     Homework  –  UNIT1             Shivananda  Koteshwar     Professor,  E&C  Department,  PESIT  SC           1) Introduction     5) Low  Power  Design  Circuit  Level   2) Device  and  Technology  Impact  on  Low   6) Low  Power  Architecture  and  Systems   Power   3) Power  Estimation,  Simulation  Power   7) Low  Power  Clock  Distribution   Analysis   4) Probabilistic  Power  Analysis   8) Algorithm  and  Architectural  Level   Methodologies   Reference  Books:   1. Kaushik  Roy,  Sharat  Prasad,  “  Low-­‐Power  CMOS  VLSI  Circuit  Design”  Wiley,  2000   2. Gary  K.  Yeap,  “  Practical  Low  Power  Digital  VLSI  Design”,  KAP,  2002   3. Rabaey,  Pedram,  “  Low  Power  Design  Methodologies”  Kluwer  Academic,  1997     UNIT  1:     Introduction:  Need  for  low  power  VLSI  chips,  Sources  of  power  dissipation  on  Digital   Integrated  circuits,  Emerging  Low  power  approaches,  Physics  of  power  dissipation  in  CMOS   devices.       P e o p l e s   E d u c a t i o n   S o c i e t y   S o u t h   C a m p u s   ( w w w . p e s . e d u )  
  • 2. Low  Power  VLSI  Design  (2nd  Semester)                                                                                  UNIT  1  HW  v1.0     Paper Submission Team 1 Need for Low Power VLSI Chips Subramanya / Ravindra 2 Failure Mechanism with Temperature Shivukumar / Amaranath increase 3 Ultra Low Power Device and Applications Sagar / Akshay 4 VI Characteristics of Inverter and Passgate Santosh / Ajit 5 Low/High Vt Cells and MTCMOS Cells Nitin / Zowresh 6 Cooling strategies in a chip Swatishree / Chaitra 7 Packaging techniques and +/- of each Geetanjali / Harshitaa 8 Sources of Power Dissipation Rajshekhar / Vinayak 9 Scaling and different parameters Sandeep / Muralidhar Questions to be answered by all (All are 6marks questions unless specified otherwise) 1. What are the sources of power dissipation in digital ICs ? 2. With usual notation derive the equation for short circuit power dissipation in a CMOS inverter (10m) 3. Discuss the techniques to reduce power dissipation (10m) 4. Write an explanatory notes on physics of power dissipation in MOSFET devices? 5. Explain the need for Low Power VLSI Design 6. Discuss about the dynamic dissipation in CMOS 7. A 32 bit off chip bus operating at 5V and 66MHz clock rate is driving a capacitance of 25pF/bit. Each bit is estimated to have a toggling probability of 0.25 at each clock cycle. What is the power dissipation in operating the bus 8. Explain the basic principle of Low Power Design 9. Derive the most important equation for power dissipation in digital VLSI circuits taking into account the charging and discharging of capacitance in CMOS circuits 10. Explain the effects of input signal slope and output loading capacitance on short circuit current   Shivoo  Koteshwar’s  Notes                                          2                                                                                          shivoo@pes.edu