SlideShare a Scribd company logo
SINGLE ELECTRON TRANSISTORS
AND
LOGIC IMPLEMENTATION
Freeze Francis
B100205EC
S8 , ECE Dept.
20-2-2014
Freeze Francis
freezefrancis@gmail.com
1
Overview
• What is SET??
• How it works??
• Logic Implementation
• Programmable Logic Implementation
• Limitations of SETs
3/26/2014 5:20 AM
Piyush Kumar Sinha
(piyush.cuj@gmail.com)
2
What is a Single Electron
Transistor (SET)??
• Device based on ‘Quantum mechanical
principles’
• Exploits ‘Quantum effect of tunneling’.
• Tunneling on purpose.
• one electron sufficient to define a logic
state.
• Tunneling : a discrete process
20-2-2014 2
Freeze Francis
freezefrancis@gmail.com
TheTunneling Phenomenon
•Tunneling is possible because of the wave-like properties of matter.
•Quantum mechanics allows a small particle, such as an electron, to overcome a potential barrier
larger than its kinetic energy.
•Transmission Probability: T ≈ 16ε(1 – ε)e-2κL
• Tunnelling on purpose: Make ‘T ‘ very high
=> Adjust device parameters
3/26/2014 5:20 AM 3
Freeze Francis
freezefrancis@gmail.com
Introduction to Single Electron
Transistor:
• A Quantum Dot(QD) or Island.
• Two tunnels Junctions
• A Gate electrode
• Gate capacitor
• ( optional ) 2nd Gate electrode
Symmetric device : S and D interchangeable
3/26/2014 5:20 AM 4
Freeze Francis
freezefrancis@gmail.com
Structure of SET
3/26/2014 5:20 AM 5
Freeze Francis
freezefrancis@gmail.com
SET
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com 7
What Happens in SET..??
A SET is similar to a
normal MOS
transistor, except
1) the channel is replaced by a nano
dot.
2) the dot is separated from source
and drain by thin insulators (SiO2).
An electron tunnels in two steps:
source  dot  drain
• The gate voltage Vg is used to
control the charge on the gate-dot
capacitor Cg .
3/26/2014 5:20 AM 6
Freeze Francis
freezefrancis@gmail.com
COULOMB BLOCKADE
• Electron transfers on island : based on Coulomb
interaction.
• “ Island’s electrostatic potential increases with the
addition of an electron and addition of further
electrons becomes more difficult”
• For electron to hop onto the island:
Its Energy =Charging energy, Ec =e^2 /2Cg
• Provide ext. bias voltage…
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com 9
Contd..
• At Vg = e/2C ,current rises
• Additional voltage ‘e/C’ (Coulomb gap
voltage), for further increase.
• Periodic Id-Vg chara. (Coulomb oscillations)
• -- CB alleviates any leakage current--
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com 10
CONDITIONS FOR TUNNELLING
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com 11
Energy Band Diagram
No bias voltages
Filled and unfilled states
Energy of QD increases on tunneling
(Tunneling is Impossible)
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
12
Energy band diagram
Applying small Vds >0
Applying Vg>0 with Vds>0 ,such that:
eVg = Ec => Vg=e/2C
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
13
On Increasing Vg…..
Single electron tunnelling
Two electron tunneling
Current rises..
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
14
On Increasing Vg…..
Electron gets trapped..
Current drops
Both electrons trapped
Current=0
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com 15
Conductance v/s Vg plot
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
16
LOGIC IMPLEMENTATION
• nMOS  nSET
( ON when Vg=‘1’)
• pMOS  pSET
( ON when Vg=‘0’)
• To realise pSET :
=>Use 2nd Gate electrode..!!
=> Apply reqd. voltage to shift I-V characteristics
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
17
BASIC INVERTER..
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
18
PROGRAMMABLE LOGIC
• With the help of Non Volatile Memory (NVM)
function. (implemented using SETs)
• NVM node is capacitively coupled to the
ISLAND
• SET I-V characteristics programmed via NVM.
i.e SET can dynamically change to pSET or nSET.
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com 19
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com 20
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com 21
SPICE Simulation O/p waveform
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
22
ADVANTAGES OF PROGRAMMABLE
SET LOGIC
• High degree of programmability with low
device count.
• A single logic ckt can implement many logic
functions..!
• Impossible with CMOS tech.
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com 23
LIMITATIONS OF SET
• Susceptible to Back ground charge.
• High bit error rates.
• Room temperature operation.
• Fabrication.
• Low fanout (High o/p impedance).
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
24
ConclusionThe future of SETs looks very
bright. Instead of working with
millions of electrons in today’s
MOS tech., one can realize the limit
of calculating with single
electrons. No matter how good SET
tech. might turn out to be, it is hard
to imagine that it will replace MOS
tech. completely. The biggest
benefits seem to lie in the clever
combination of both.
Moore’s Law will
sustain......!!3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
25
REFERENCES
1. Ken Uchida , Junji Koga, Ryuji Ohba, and Akira
Toriumi , " Programmable Single Electron Transistor
Logic for Future Low-Power Intelligent LSI: Proposal
and RoomTemperature Operation", IEEE Transactions
on Electronic Devices,vol. 50, no. 7,July 2003.
2. Abann Sunny, Aiswariya S, A.J Rose, Jerrin
Joseph, Mangal Jolly,Vinod Pangracious, “Design
& Implementation of Configurable Logic Block (CLB)
Using SET Based QCA Technology”, IEEE Conference
Publications, Pages: 137 – 142, 2012.
3. M. A. Kastner, “The single electron transistor and
artificial atoms”, Department of
Physics, Massachusetts Institute of
Technology, Cambridge, MA 02139 USA.3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
26
3/26/2014 5:20 AM
Freeze Francis
freezefrancis@gmail.com
27

More Related Content

What's hot

Carbon Nanotubes
Carbon NanotubesCarbon Nanotubes
Carbon Nanotubes
kailash pandey
 
Analytical Modeling of Tunneling Field Effect Transistor (TFET)
Analytical Modeling of Tunneling Field Effect Transistor (TFET)Analytical Modeling of Tunneling Field Effect Transistor (TFET)
Analytical Modeling of Tunneling Field Effect Transistor (TFET)
Abu Obayda
 
Mos transistor
Mos transistorMos transistor
Mos transistor
Murali Rai
 
mos transistor
mos transistormos transistor
mos transistor
harshalprajapati78
 
HEMT
HEMTHEMT
Double gate mosfet
Double gate mosfetDouble gate mosfet
Double gate mosfet
Pooja Shukla
 
CNTFET Based Analog and Digital Circuit Designing: A Review
CNTFET Based Analog and Digital Circuit Designing: A ReviewCNTFET Based Analog and Digital Circuit Designing: A Review
CNTFET Based Analog and Digital Circuit Designing: A Review
IJMERJOURNAL
 
TRACK E: Memristors: Not Just Memory/ Shahar Kvatinsky
TRACK E: Memristors: Not Just Memory/ Shahar KvatinskyTRACK E: Memristors: Not Just Memory/ Shahar Kvatinsky
TRACK E: Memristors: Not Just Memory/ Shahar Kvatinskychiportal
 
Heterostructures, HBTs and Thyristors : Exploring the "different"
Heterostructures, HBTs and Thyristors : Exploring the "different"Heterostructures, HBTs and Thyristors : Exploring the "different"
Heterostructures, HBTs and Thyristors : Exploring the "different"
Shuvan Prashant
 
PHOTONIC CRYSTALS
PHOTONIC CRYSTALSPHOTONIC CRYSTALS
PHOTONIC CRYSTALS
NAGUR SHAREEF SHAIK
 
Quantum dots
Quantum dotsQuantum dots
Quantum dots
Vishnu Sarath
 
Copper pair (bcs theory)
Copper pair (bcs theory)Copper pair (bcs theory)
Copper pair (bcs theory)
Sherlin
 
Junctionless transistors
Junctionless transistorsJunctionless transistors
Junctionless transistors
Pratishtha Agnihotri
 
CNFET Technology
CNFET TechnologyCNFET Technology
CNFET Technology
Kunwar Rehan
 
Presentation on Scaling
Presentation on ScalingPresentation on Scaling
Presentation on Scaling
Raviraj Kaur
 
DOUBLE GATE MOSFET-BASICS
DOUBLE GATE MOSFET-BASICSDOUBLE GATE MOSFET-BASICS
DOUBLE GATE MOSFET-BASICS
ADITYA SINGH
 
Kronig penny model_computational_phyics
Kronig penny model_computational_phyicsKronig penny model_computational_phyics
Kronig penny model_computational_phyics
NeerajKumarMeena5
 
junctionless transistors
junctionless transistorsjunctionless transistors
junctionless transistorsdipugovind
 

What's hot (20)

Carbon Nanotubes
Carbon NanotubesCarbon Nanotubes
Carbon Nanotubes
 
Analytical Modeling of Tunneling Field Effect Transistor (TFET)
Analytical Modeling of Tunneling Field Effect Transistor (TFET)Analytical Modeling of Tunneling Field Effect Transistor (TFET)
Analytical Modeling of Tunneling Field Effect Transistor (TFET)
 
Mos transistor
Mos transistorMos transistor
Mos transistor
 
mos transistor
mos transistormos transistor
mos transistor
 
HEMT
HEMTHEMT
HEMT
 
Plasmonics
PlasmonicsPlasmonics
Plasmonics
 
Double gate mosfet
Double gate mosfetDouble gate mosfet
Double gate mosfet
 
CNTFET Based Analog and Digital Circuit Designing: A Review
CNTFET Based Analog and Digital Circuit Designing: A ReviewCNTFET Based Analog and Digital Circuit Designing: A Review
CNTFET Based Analog and Digital Circuit Designing: A Review
 
TRACK E: Memristors: Not Just Memory/ Shahar Kvatinsky
TRACK E: Memristors: Not Just Memory/ Shahar KvatinskyTRACK E: Memristors: Not Just Memory/ Shahar Kvatinsky
TRACK E: Memristors: Not Just Memory/ Shahar Kvatinsky
 
Heterostructures, HBTs and Thyristors : Exploring the "different"
Heterostructures, HBTs and Thyristors : Exploring the "different"Heterostructures, HBTs and Thyristors : Exploring the "different"
Heterostructures, HBTs and Thyristors : Exploring the "different"
 
PHOTONIC CRYSTALS
PHOTONIC CRYSTALSPHOTONIC CRYSTALS
PHOTONIC CRYSTALS
 
Quantum dots
Quantum dotsQuantum dots
Quantum dots
 
Copper pair (bcs theory)
Copper pair (bcs theory)Copper pair (bcs theory)
Copper pair (bcs theory)
 
Junctionless transistors
Junctionless transistorsJunctionless transistors
Junctionless transistors
 
CNFET Technology
CNFET TechnologyCNFET Technology
CNFET Technology
 
Presentation on Scaling
Presentation on ScalingPresentation on Scaling
Presentation on Scaling
 
DOUBLE GATE MOSFET-BASICS
DOUBLE GATE MOSFET-BASICSDOUBLE GATE MOSFET-BASICS
DOUBLE GATE MOSFET-BASICS
 
Kronig penny model_computational_phyics
Kronig penny model_computational_phyicsKronig penny model_computational_phyics
Kronig penny model_computational_phyics
 
Squids
SquidsSquids
Squids
 
junctionless transistors
junctionless transistorsjunctionless transistors
junctionless transistors
 

Viewers also liked

Prashant Pal College of Technology GBPUA&T Pantnagar
Prashant Pal College of Technology GBPUA&T PantnagarPrashant Pal College of Technology GBPUA&T Pantnagar
Prashant Pal College of Technology GBPUA&T Pantnagar
Prashant Pal
 
Single electron transistor technology based on chip implementation of smoke d...
Single electron transistor technology based on chip implementation of smoke d...Single electron transistor technology based on chip implementation of smoke d...
Single electron transistor technology based on chip implementation of smoke d...
eSAT Publishing House
 
Graphene nanoribbons
Graphene nanoribbonsGraphene nanoribbons
Graphene nanoribbons
Anowar Hossain
 
Abstract for artificial retina using tft's
Abstract for artificial retina using tft'sAbstract for artificial retina using tft's
Abstract for artificial retina using tft's
Ram B
 
Cntfet
Cntfet   Cntfet
Graphene Field Effect Transistor
Graphene Field Effect TransistorGraphene Field Effect Transistor
Graphene Field Effect Transistor
Ahmed AlAskalany
 
GNR FET
GNR FET GNR FET
GNR FET
Maruf Alam
 
Graphene transistors and two-dimensional electronics
Graphene transistors and two-dimensional electronicsGraphene transistors and two-dimensional electronics
Graphene transistors and two-dimensional electronics
Giuseppe Iannaccone
 
Memristor by sandeep
Memristor by sandeepMemristor by sandeep
Memristor by sandeep
sandeep ratakonda
 
Nanotechnology In Bio Medical Applications
Nanotechnology In Bio Medical ApplicationsNanotechnology In Bio Medical Applications
Nanotechnology In Bio Medical Applicationslusik
 
Multisensor Fusion and Integration - pres
Multisensor Fusion and Integration - presMultisensor Fusion and Integration - pres
Multisensor Fusion and Integration - presPraneel Chand
 
Low power VLSI Degisn
Low power VLSI DegisnLow power VLSI Degisn
Low power VLSI Degisn
NAVEEN TOKAS
 
Renascimento Cultural
Renascimento CulturalRenascimento Cultural
Renascimento Cultural
Carla Brígida
 
História em movimento vol. 01
História em movimento vol. 01História em movimento vol. 01
História em movimento vol. 01
marcosfm32
 
VLSI Design
VLSI DesignVLSI Design
VLSI Design
Jabez Winston
 
Memristors
MemristorsMemristors
Memristors
Seminar Links
 
Massively Open Online Courses: MOOC
Massively Open Online Courses: MOOCMassively Open Online Courses: MOOC
Massively Open Online Courses: MOOC
center4edupunx
 
Using a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application PerformanceUsing a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application Performance
Odinot Stanislas
 

Viewers also liked (20)

Prashant Pal College of Technology GBPUA&T Pantnagar
Prashant Pal College of Technology GBPUA&T PantnagarPrashant Pal College of Technology GBPUA&T Pantnagar
Prashant Pal College of Technology GBPUA&T Pantnagar
 
Single electron transistor technology based on chip implementation of smoke d...
Single electron transistor technology based on chip implementation of smoke d...Single electron transistor technology based on chip implementation of smoke d...
Single electron transistor technology based on chip implementation of smoke d...
 
Graphene nanoribbons
Graphene nanoribbonsGraphene nanoribbons
Graphene nanoribbons
 
Cntfet copy
Cntfet   copyCntfet   copy
Cntfet copy
 
Abstract for artificial retina using tft's
Abstract for artificial retina using tft'sAbstract for artificial retina using tft's
Abstract for artificial retina using tft's
 
Cntfet
Cntfet   Cntfet
Cntfet
 
Graphene Field Effect Transistor
Graphene Field Effect TransistorGraphene Field Effect Transistor
Graphene Field Effect Transistor
 
GNR FET
GNR FET GNR FET
GNR FET
 
Graphene transistors and two-dimensional electronics
Graphene transistors and two-dimensional electronicsGraphene transistors and two-dimensional electronics
Graphene transistors and two-dimensional electronics
 
Memristor by sandeep
Memristor by sandeepMemristor by sandeep
Memristor by sandeep
 
Nanotechnology In Bio Medical Applications
Nanotechnology In Bio Medical ApplicationsNanotechnology In Bio Medical Applications
Nanotechnology In Bio Medical Applications
 
Multisensor Fusion and Integration - pres
Multisensor Fusion and Integration - presMultisensor Fusion and Integration - pres
Multisensor Fusion and Integration - pres
 
Low power VLSI Degisn
Low power VLSI DegisnLow power VLSI Degisn
Low power VLSI Degisn
 
Renascimento Cultural
Renascimento CulturalRenascimento Cultural
Renascimento Cultural
 
História em movimento vol. 01
História em movimento vol. 01História em movimento vol. 01
História em movimento vol. 01
 
VLSI Design
VLSI DesignVLSI Design
VLSI Design
 
Memristors
MemristorsMemristors
Memristors
 
Massively Open Online Courses: MOOC
Massively Open Online Courses: MOOCMassively Open Online Courses: MOOC
Massively Open Online Courses: MOOC
 
Using a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application PerformanceUsing a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application Performance
 
Memristor
MemristorMemristor
Memristor
 

Similar to SINGLE ELECTRON TRANSISTORS

Quantitative Modeling and Simulation of Single-Electron Transistor
Quantitative Modeling and Simulation of Single-Electron TransistorQuantitative Modeling and Simulation of Single-Electron Transistor
Quantitative Modeling and Simulation of Single-Electron Transistor
IRJET Journal
 
Welding in space
Welding in spaceWelding in space
Welding in space
Pawan Kumar
 
experiential learning of scld.pptx
experiential learning of scld.pptxexperiential learning of scld.pptx
experiential learning of scld.pptx
AMITKUMAR938671
 
Srivid CET-presentation.pptx
Srivid CET-presentation.pptxSrivid CET-presentation.pptx
Srivid CET-presentation.pptx
Baladuraikannan thiyagarajan
 
Development of magnetic pulse crimping process for highdurability connection ...
Development of magnetic pulse crimping process for highdurability connection ...Development of magnetic pulse crimping process for highdurability connection ...
Development of magnetic pulse crimping process for highdurability connection ...
IJERA Editor
 
Simulation and Modeling of Silicon Based Single Electron Transistor
Simulation and Modeling of Silicon Based Single Electron TransistorSimulation and Modeling of Silicon Based Single Electron Transistor
Simulation and Modeling of Silicon Based Single Electron Transistor
IJECEIAES
 
RIPE 87: On Low Earth Orbit Satellites (LEOs) and Starlink
RIPE 87: On Low Earth Orbit Satellites (LEOs) and StarlinkRIPE 87: On Low Earth Orbit Satellites (LEOs) and Starlink
RIPE 87: On Low Earth Orbit Satellites (LEOs) and Starlink
APNIC
 
B1102030610
B1102030610B1102030610
B1102030610
IOSR Journals
 
A silicon based nuclear spin quantum computer
A silicon based nuclear spin quantum computerA silicon based nuclear spin quantum computer
A silicon based nuclear spin quantum computer
Gabriel O'Brien
 
Development of magnetic pulse crimping process for highdurability connection ...
Development of magnetic pulse crimping process for highdurability connection ...Development of magnetic pulse crimping process for highdurability connection ...
Development of magnetic pulse crimping process for highdurability connection ...
IJERA Editor
 
An Ethernet Cable Discharge Event (CDE) Test and Measurement System
An Ethernet Cable Discharge Event (CDE)  Test and Measurement SystemAn Ethernet Cable Discharge Event (CDE)  Test and Measurement System
An Ethernet Cable Discharge Event (CDE) Test and Measurement System
ESDEMC Technology LLC
 
ESDEMC_PB2014.08 An Ethernet Cable Discharge Event (CDE) Test and Measurement...
ESDEMC_PB2014.08 An Ethernet Cable Discharge Event (CDE) Test and Measurement...ESDEMC_PB2014.08 An Ethernet Cable Discharge Event (CDE) Test and Measurement...
ESDEMC_PB2014.08 An Ethernet Cable Discharge Event (CDE) Test and Measurement...
ESDEMC Technology LLC
 
Design Simulation and Analysis of SET & SET-CMOS Gates
Design Simulation and Analysis of SET & SET-CMOS GatesDesign Simulation and Analysis of SET & SET-CMOS Gates
Design Simulation and Analysis of SET & SET-CMOS Gates
Sabbib Alam
 
Wireless power trans mission via solar satelite
Wireless power trans mission via solar sateliteWireless power trans mission via solar satelite
Wireless power trans mission via solar satelite
Saumya Mahapatra
 
Single elctron transistor PHASE 1.pptx
Single elctron transistor PHASE 1.pptxSingle elctron transistor PHASE 1.pptx
Single elctron transistor PHASE 1.pptx
ssuser1580e5
 
EMVT 12 september - Pavol Bauer - TU Delft
EMVT 12 september - Pavol Bauer - TU DelftEMVT 12 september - Pavol Bauer - TU Delft
EMVT 12 september - Pavol Bauer - TU Delft
Dutch Power
 
Fault level calculations
Fault level calculationsFault level calculations
Fault level calculations
Shyamkant Vasekar
 
EMVT 12 september - Henk Polinder - TU Delft
EMVT 12 september - Henk Polinder - TU DelftEMVT 12 september - Henk Polinder - TU Delft
EMVT 12 september - Henk Polinder - TU Delft
Dutch Power
 

Similar to SINGLE ELECTRON TRANSISTORS (20)

Quantitative Modeling and Simulation of Single-Electron Transistor
Quantitative Modeling and Simulation of Single-Electron TransistorQuantitative Modeling and Simulation of Single-Electron Transistor
Quantitative Modeling and Simulation of Single-Electron Transistor
 
SET
SETSET
SET
 
Welding in space
Welding in spaceWelding in space
Welding in space
 
experiential learning of scld.pptx
experiential learning of scld.pptxexperiential learning of scld.pptx
experiential learning of scld.pptx
 
Srivid CET-presentation.pptx
Srivid CET-presentation.pptxSrivid CET-presentation.pptx
Srivid CET-presentation.pptx
 
Development of magnetic pulse crimping process for highdurability connection ...
Development of magnetic pulse crimping process for highdurability connection ...Development of magnetic pulse crimping process for highdurability connection ...
Development of magnetic pulse crimping process for highdurability connection ...
 
Simulation and Modeling of Silicon Based Single Electron Transistor
Simulation and Modeling of Silicon Based Single Electron TransistorSimulation and Modeling of Silicon Based Single Electron Transistor
Simulation and Modeling of Silicon Based Single Electron Transistor
 
RIPE 87: On Low Earth Orbit Satellites (LEOs) and Starlink
RIPE 87: On Low Earth Orbit Satellites (LEOs) and StarlinkRIPE 87: On Low Earth Orbit Satellites (LEOs) and Starlink
RIPE 87: On Low Earth Orbit Satellites (LEOs) and Starlink
 
123
123123
123
 
B1102030610
B1102030610B1102030610
B1102030610
 
A silicon based nuclear spin quantum computer
A silicon based nuclear spin quantum computerA silicon based nuclear spin quantum computer
A silicon based nuclear spin quantum computer
 
Development of magnetic pulse crimping process for highdurability connection ...
Development of magnetic pulse crimping process for highdurability connection ...Development of magnetic pulse crimping process for highdurability connection ...
Development of magnetic pulse crimping process for highdurability connection ...
 
An Ethernet Cable Discharge Event (CDE) Test and Measurement System
An Ethernet Cable Discharge Event (CDE)  Test and Measurement SystemAn Ethernet Cable Discharge Event (CDE)  Test and Measurement System
An Ethernet Cable Discharge Event (CDE) Test and Measurement System
 
ESDEMC_PB2014.08 An Ethernet Cable Discharge Event (CDE) Test and Measurement...
ESDEMC_PB2014.08 An Ethernet Cable Discharge Event (CDE) Test and Measurement...ESDEMC_PB2014.08 An Ethernet Cable Discharge Event (CDE) Test and Measurement...
ESDEMC_PB2014.08 An Ethernet Cable Discharge Event (CDE) Test and Measurement...
 
Design Simulation and Analysis of SET & SET-CMOS Gates
Design Simulation and Analysis of SET & SET-CMOS GatesDesign Simulation and Analysis of SET & SET-CMOS Gates
Design Simulation and Analysis of SET & SET-CMOS Gates
 
Wireless power trans mission via solar satelite
Wireless power trans mission via solar sateliteWireless power trans mission via solar satelite
Wireless power trans mission via solar satelite
 
Single elctron transistor PHASE 1.pptx
Single elctron transistor PHASE 1.pptxSingle elctron transistor PHASE 1.pptx
Single elctron transistor PHASE 1.pptx
 
EMVT 12 september - Pavol Bauer - TU Delft
EMVT 12 september - Pavol Bauer - TU DelftEMVT 12 september - Pavol Bauer - TU Delft
EMVT 12 september - Pavol Bauer - TU Delft
 
Fault level calculations
Fault level calculationsFault level calculations
Fault level calculations
 
EMVT 12 september - Henk Polinder - TU Delft
EMVT 12 september - Henk Polinder - TU DelftEMVT 12 september - Henk Polinder - TU Delft
EMVT 12 september - Henk Polinder - TU Delft
 

Recently uploaded

The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
Jemma Hussein Allen
 
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
Product School
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
Guy Korland
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
Alan Dix
 
The Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and SalesThe Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and Sales
Laura Byrne
 
Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*
Frank van Harmelen
 
UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3
DianaGray10
 
UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4
DianaGray10
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance
 
Leading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdfLeading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdf
OnBoard
 
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
UiPathCommunity
 
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Ramesh Iyer
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
KatiaHIMEUR1
 
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
Product School
 
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
Product School
 
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMsTo Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
Paul Groth
 
Connector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a buttonConnector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a button
DianaGray10
 
When stars align: studies in data quality, knowledge graphs, and machine lear...
When stars align: studies in data quality, knowledge graphs, and machine lear...When stars align: studies in data quality, knowledge graphs, and machine lear...
When stars align: studies in data quality, knowledge graphs, and machine lear...
Elena Simperl
 
Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........
Alison B. Lowndes
 

Recently uploaded (20)

The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
 
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
 
The Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and SalesThe Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and Sales
 
Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*Neuro-symbolic is not enough, we need neuro-*semantic*
Neuro-symbolic is not enough, we need neuro-*semantic*
 
UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3
 
UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
 
Leading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdfLeading Change strategies and insights for effective change management pdf 1.pdf
Leading Change strategies and insights for effective change management pdf 1.pdf
 
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
 
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
 
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
 
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
 
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMsTo Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
 
Connector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a buttonConnector Corner: Automate dynamic content and events by pushing a button
Connector Corner: Automate dynamic content and events by pushing a button
 
When stars align: studies in data quality, knowledge graphs, and machine lear...
When stars align: studies in data quality, knowledge graphs, and machine lear...When stars align: studies in data quality, knowledge graphs, and machine lear...
When stars align: studies in data quality, knowledge graphs, and machine lear...
 
Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........
 

SINGLE ELECTRON TRANSISTORS

  • 1. SINGLE ELECTRON TRANSISTORS AND LOGIC IMPLEMENTATION Freeze Francis B100205EC S8 , ECE Dept. 20-2-2014 Freeze Francis freezefrancis@gmail.com 1
  • 2. Overview • What is SET?? • How it works?? • Logic Implementation • Programmable Logic Implementation • Limitations of SETs 3/26/2014 5:20 AM Piyush Kumar Sinha (piyush.cuj@gmail.com) 2
  • 3. What is a Single Electron Transistor (SET)?? • Device based on ‘Quantum mechanical principles’ • Exploits ‘Quantum effect of tunneling’. • Tunneling on purpose. • one electron sufficient to define a logic state. • Tunneling : a discrete process 20-2-2014 2 Freeze Francis freezefrancis@gmail.com
  • 4. TheTunneling Phenomenon •Tunneling is possible because of the wave-like properties of matter. •Quantum mechanics allows a small particle, such as an electron, to overcome a potential barrier larger than its kinetic energy. •Transmission Probability: T ≈ 16ε(1 – ε)e-2κL • Tunnelling on purpose: Make ‘T ‘ very high => Adjust device parameters 3/26/2014 5:20 AM 3 Freeze Francis freezefrancis@gmail.com
  • 5. Introduction to Single Electron Transistor: • A Quantum Dot(QD) or Island. • Two tunnels Junctions • A Gate electrode • Gate capacitor • ( optional ) 2nd Gate electrode Symmetric device : S and D interchangeable 3/26/2014 5:20 AM 4 Freeze Francis freezefrancis@gmail.com
  • 6. Structure of SET 3/26/2014 5:20 AM 5 Freeze Francis freezefrancis@gmail.com
  • 7. SET 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 7
  • 8. What Happens in SET..?? A SET is similar to a normal MOS transistor, except 1) the channel is replaced by a nano dot. 2) the dot is separated from source and drain by thin insulators (SiO2). An electron tunnels in two steps: source  dot  drain • The gate voltage Vg is used to control the charge on the gate-dot capacitor Cg . 3/26/2014 5:20 AM 6 Freeze Francis freezefrancis@gmail.com
  • 9. COULOMB BLOCKADE • Electron transfers on island : based on Coulomb interaction. • “ Island’s electrostatic potential increases with the addition of an electron and addition of further electrons becomes more difficult” • For electron to hop onto the island: Its Energy =Charging energy, Ec =e^2 /2Cg • Provide ext. bias voltage… 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 9
  • 10. Contd.. • At Vg = e/2C ,current rises • Additional voltage ‘e/C’ (Coulomb gap voltage), for further increase. • Periodic Id-Vg chara. (Coulomb oscillations) • -- CB alleviates any leakage current-- 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 10
  • 11. CONDITIONS FOR TUNNELLING 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 11
  • 12. Energy Band Diagram No bias voltages Filled and unfilled states Energy of QD increases on tunneling (Tunneling is Impossible) 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 12
  • 13. Energy band diagram Applying small Vds >0 Applying Vg>0 with Vds>0 ,such that: eVg = Ec => Vg=e/2C 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 13
  • 14. On Increasing Vg….. Single electron tunnelling Two electron tunneling Current rises.. 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 14
  • 15. On Increasing Vg….. Electron gets trapped.. Current drops Both electrons trapped Current=0 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 15
  • 16. Conductance v/s Vg plot 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 16
  • 17. LOGIC IMPLEMENTATION • nMOS  nSET ( ON when Vg=‘1’) • pMOS  pSET ( ON when Vg=‘0’) • To realise pSET : =>Use 2nd Gate electrode..!! => Apply reqd. voltage to shift I-V characteristics 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 17
  • 18. BASIC INVERTER.. 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 18
  • 19. PROGRAMMABLE LOGIC • With the help of Non Volatile Memory (NVM) function. (implemented using SETs) • NVM node is capacitively coupled to the ISLAND • SET I-V characteristics programmed via NVM. i.e SET can dynamically change to pSET or nSET. 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 19
  • 20. 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 20
  • 21. 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 21
  • 22. SPICE Simulation O/p waveform 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 22
  • 23. ADVANTAGES OF PROGRAMMABLE SET LOGIC • High degree of programmability with low device count. • A single logic ckt can implement many logic functions..! • Impossible with CMOS tech. 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 23
  • 24. LIMITATIONS OF SET • Susceptible to Back ground charge. • High bit error rates. • Room temperature operation. • Fabrication. • Low fanout (High o/p impedance). 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 24
  • 25. ConclusionThe future of SETs looks very bright. Instead of working with millions of electrons in today’s MOS tech., one can realize the limit of calculating with single electrons. No matter how good SET tech. might turn out to be, it is hard to imagine that it will replace MOS tech. completely. The biggest benefits seem to lie in the clever combination of both. Moore’s Law will sustain......!!3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 25
  • 26. REFERENCES 1. Ken Uchida , Junji Koga, Ryuji Ohba, and Akira Toriumi , " Programmable Single Electron Transistor Logic for Future Low-Power Intelligent LSI: Proposal and RoomTemperature Operation", IEEE Transactions on Electronic Devices,vol. 50, no. 7,July 2003. 2. Abann Sunny, Aiswariya S, A.J Rose, Jerrin Joseph, Mangal Jolly,Vinod Pangracious, “Design & Implementation of Configurable Logic Block (CLB) Using SET Based QCA Technology”, IEEE Conference Publications, Pages: 137 – 142, 2012. 3. M. A. Kastner, “The single electron transistor and artificial atoms”, Department of Physics, Massachusetts Institute of Technology, Cambridge, MA 02139 USA.3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 26
  • 27. 3/26/2014 5:20 AM Freeze Francis freezefrancis@gmail.com 27