This document describes a proposed fixed-width replica redundancy block (RPR) for use in an algorithmic noise tolerant (ANT) multiplier architecture. The proposed design aims to reduce area and power consumption compared to existing full-width RPR designs. It works by truncating the least significant bits of the partial product terms in the RPR, while compensating for errors introduced through this truncation using an input correction vector and minor input correction vector derived from the truncated bits. Simulation results on a 12x12-bit multiplier show the proposed fixed-width RPR reduces area by 44.55% and power consumption by 23% compared to existing ANT designs, while still achieving high precision through the error compensation scheme.
Iaetsd design and implementation of a novel multiplier using fixed width repl...Iaetsd Iaetsd
The document proposes a novel multiplier design using a fixed-width replica redundancy block (RPR) to improve reliability, power consumption, and area efficiency. It designs the fixed-width RPR with an error compensation circuit using partial product terms and a minor input correction vector to reduce truncation errors. In a 12x12-bit multiplier, the proposed design reduces circuit area by 44.55% and power consumption by 23% compared to state-of-the-art designs. Simulation results show the proposed 24x24-bit ANT multiplier achieves low error and area efficiency for applications requiring real-time performance.
Optimization of Cmos 0.18 µM Low Noise Amplifier Using Nsga-Ii for UWB Applic...VLSICS Design
A design and optimization of 3-5 GHz single ended Radio Frequency (RF) Low Noise Amplifier (LNA) for
ultra-wide-band (UWB) applications using standard UMC 0.18 μm CMOS technology is reported.
Designing of RF circuit components is a challenging job, since even after performing lengthy calculations
and finding parameter values it is less guarantee that the design performs as expected. In view of this the
optimization tool; Elitist Non-Dominated Sorting Genetic Algorithm (NSGA-II); has been employed to get
the optimized starting values of components in the proposed LNA design. The obtained NSGA-II
parameters were simulated using Cadence Spectre- RF simulator. The designed Low Noise Amplifier
achieves a power gain of 22 dB and a minimum Noise Figure of 3 dB is achieved. It dissipates 12.5 mW of
power out of 1.8 V supply.
The document describes a thesis submitted by Hsu Kuan Chun Issac to the Hong Kong University of Science and Technology for a Master of Philosophy degree in Electrical and Electronic Engineering. The thesis proposes designing a 70 MHz CMOS band-pass sigma-delta analog-to-digital converter for wireless receivers. It describes implementing a second-order continuous-time band-pass sigma-delta modulator using transconductor-capacitor integrators for the loop filter. The design includes a latched comparator and TSPC D flip-flop as the quantizer. The performance of prototypes fabricated in 0.8um and 0.5um CMOS processes are evaluated.
Comparative Analysis of DP QPSK and DP 16-QAM Optical Coherent Receiver, with...IRJET Journal
This document compares DP QPSK and DP 16-QAM optical coherent receivers in terms of average bit error rate (BER) when analyzing phase noise. It simulates a 112 Gbps DP 16-QAM and DP QPSK coherent receiver system with digital signal processing (DSP) using Optisystem and MATLAB. The analysis introduces noise before the receiver by varying the optical signal-to-noise ratio (OSNR) and measures average BER. Graphs of average BER versus OSNR are produced for different digital filters and filter orders to determine the filter with minimum phase noise. The DP 16-QAM system shows better power spectrum confinement and is analyzed in more detail.
Performance Evaluation of Iterative Receiver using 16-QAM and 16-PSK Modulati...IRJET Journal
This document presents a study evaluating the performance of an iterative receiver for Flip-OFDM modulation using 16-QAM and 16-PSK modulation schemes in optical wireless communication (OWC) systems. The proposed iterative receiver is compared to a conventional receiver that directly subtracts the negative signal frame from the positive frame. Simulation results show that the iterative receiver provides significantly lower bit error rates than the conventional receiver for both modulation schemes. Specifically, the improvement in bit error rate is larger at lower signal-to-noise ratios. The study thus demonstrates that the iterative receiver fully exploits the signal structure to improve performance over the conventional approach in Flip-OFDM for OWC.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSIIRJET Journal
The document describes a proposed design for a low power 4-bit multiplier circuit using a hybrid full adder design with both pass-transistor logic and CMOS technology. The hybrid full adder uses 9 transistors compared to 12 in previous designs, reducing area and power. A faster Dadda algorithm is used to partition the partial product matrix into two parts that are reduced in parallel to two rows each using 3-bit and 2-bit counters, then combined with a carry look-ahead adder to form the final product. The proposed design aims to reduce propagation delay, power dissipation, and improve performance compared to previous multiplier circuit designs.
Iaetsd design and implementation of a novel multiplier using fixed width repl...Iaetsd Iaetsd
The document proposes a novel multiplier design using a fixed-width replica redundancy block (RPR) to improve reliability, power consumption, and area efficiency. It designs the fixed-width RPR with an error compensation circuit using partial product terms and a minor input correction vector to reduce truncation errors. In a 12x12-bit multiplier, the proposed design reduces circuit area by 44.55% and power consumption by 23% compared to state-of-the-art designs. Simulation results show the proposed 24x24-bit ANT multiplier achieves low error and area efficiency for applications requiring real-time performance.
Optimization of Cmos 0.18 µM Low Noise Amplifier Using Nsga-Ii for UWB Applic...VLSICS Design
A design and optimization of 3-5 GHz single ended Radio Frequency (RF) Low Noise Amplifier (LNA) for
ultra-wide-band (UWB) applications using standard UMC 0.18 μm CMOS technology is reported.
Designing of RF circuit components is a challenging job, since even after performing lengthy calculations
and finding parameter values it is less guarantee that the design performs as expected. In view of this the
optimization tool; Elitist Non-Dominated Sorting Genetic Algorithm (NSGA-II); has been employed to get
the optimized starting values of components in the proposed LNA design. The obtained NSGA-II
parameters were simulated using Cadence Spectre- RF simulator. The designed Low Noise Amplifier
achieves a power gain of 22 dB and a minimum Noise Figure of 3 dB is achieved. It dissipates 12.5 mW of
power out of 1.8 V supply.
The document describes a thesis submitted by Hsu Kuan Chun Issac to the Hong Kong University of Science and Technology for a Master of Philosophy degree in Electrical and Electronic Engineering. The thesis proposes designing a 70 MHz CMOS band-pass sigma-delta analog-to-digital converter for wireless receivers. It describes implementing a second-order continuous-time band-pass sigma-delta modulator using transconductor-capacitor integrators for the loop filter. The design includes a latched comparator and TSPC D flip-flop as the quantizer. The performance of prototypes fabricated in 0.8um and 0.5um CMOS processes are evaluated.
Comparative Analysis of DP QPSK and DP 16-QAM Optical Coherent Receiver, with...IRJET Journal
This document compares DP QPSK and DP 16-QAM optical coherent receivers in terms of average bit error rate (BER) when analyzing phase noise. It simulates a 112 Gbps DP 16-QAM and DP QPSK coherent receiver system with digital signal processing (DSP) using Optisystem and MATLAB. The analysis introduces noise before the receiver by varying the optical signal-to-noise ratio (OSNR) and measures average BER. Graphs of average BER versus OSNR are produced for different digital filters and filter orders to determine the filter with minimum phase noise. The DP 16-QAM system shows better power spectrum confinement and is analyzed in more detail.
Performance Evaluation of Iterative Receiver using 16-QAM and 16-PSK Modulati...IRJET Journal
This document presents a study evaluating the performance of an iterative receiver for Flip-OFDM modulation using 16-QAM and 16-PSK modulation schemes in optical wireless communication (OWC) systems. The proposed iterative receiver is compared to a conventional receiver that directly subtracts the negative signal frame from the positive frame. Simulation results show that the iterative receiver provides significantly lower bit error rates than the conventional receiver for both modulation schemes. Specifically, the improvement in bit error rate is larger at lower signal-to-noise ratios. The study thus demonstrates that the iterative receiver fully exploits the signal structure to improve performance over the conventional approach in Flip-OFDM for OWC.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSIIRJET Journal
The document describes a proposed design for a low power 4-bit multiplier circuit using a hybrid full adder design with both pass-transistor logic and CMOS technology. The hybrid full adder uses 9 transistors compared to 12 in previous designs, reducing area and power. A faster Dadda algorithm is used to partition the partial product matrix into two parts that are reduced in parallel to two rows each using 3-bit and 2-bit counters, then combined with a carry look-ahead adder to form the final product. The proposed design aims to reduce propagation delay, power dissipation, and improve performance compared to previous multiplier circuit designs.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
Optimum FIR Filtersfor Digital Pulse Compression of Biphase Barker Codes with...IJERA Editor
This document discusses techniques for reducing sidelobes in digital pulse compression of biphase codes. It presents a two-stage approach using a matched filter followed by a sidelobe suppression filter (SSF) designed through linear programming. To reduce logic requirements for implementation, it clusters the SSF filter weights using k-means clustering. Simulation results show the SSF filters designed this way can achieve peak-to-sidelobe ratios of -35 to -40 dB while reducing the number of multipliers needed compared to linear programming alone. Tables provide examples of optimized SSF designs for specific biphase codes.
This document discusses the design and simulation of low noise amplifier (LNA) circuits with different matching circuit combinations at the input and output sides. It compares the performance of LNA circuits using 'T' and 'L' type matching networks. The circuits are simulated using Advanced Design System (ADS) software. Simulation results show that the T-L matching configuration provides better gain and noise figure than L-L, L-T, and T-T matching under stability conditions. Specifically, the T-L matching achieved a forward gain of 14.14 dB and noise figure of 1.81 dB, outperforming the other matching configurations. Stabilization circuits are also applied and analyzed.
Sending multimedia data (e.g. data, image and
video) using Power Line Communications (PLC) has been growing
significantly. In fact, impulsive noise (IN) causes significant
degradation which restricts communication performance in PLC.
In this paper, we propose to study the impact of IN on image
communication in Orthogonal Frequency Division Multiplexing
(OFDM) based PLC. A strightforward conventional iterative
IN reduction algorithm, presented in [9] can be applied to
improve bit-error rate (BER) in OFDM system. But, this iterative
algorithm is insufficient to improve the visual quality Peak Signalto-
Noise Ratio (PSNR) performance in image communication.
First, we study its performance in terms of BER and PSNR using
a convolutional encoder (CE). Then, we modify its concept by
introducing CE and Viterbi decoder into the iterative algorithm.
Finally, we aim to show the impact of BER degradation on
visual quality PSNR performance of the reconstructed image.
Our results lay out that the proposed method provides good
PSNR and visual quality improvement than the conventional
algorithm with and without CE.
A Review of Different Methods for Booth MultiplierIJERA Editor
In this review paper, different type of implementation of Booth multiplier has been studied. Multipliers has great importance in digital signal processor, so designing a high-speed multiplier is the need of the hour. Advantages of using modified booth multiplier algorithm is that the number of partial product is reduced. Different types of addition algorithms are also discussed which are used for addition operation of multiplier.
Analysis of Phase Noise and Gaussian Noise in terms of Average BER for DP 16-...IRJET Journal
This document analyzes phase noise and Gaussian noise in terms of average bit error rate (BER) for a 112 Gbps dual polarization 16-QAM (DP 16-QAM) optical coherent receiver using digital signal processing (DSP) and different digital filters. It first describes the DP 16-QAM coherent receiver system and the DSP techniques used, including carrier phase estimation. It then simulates the system using Optisystem and MATLAB software and analyzes the phase noise before carrier phase estimation and Gaussian noise after by plotting average BER versus optical signal-to-noise ratio for various filter types and orders. The results show that the 3rd order Gaussian filter provided the lowest average BER and therefore the best noise performance.
PAPR REDUCTION OF OFDM SIGNAL BY USING COMBINED HADAMARD AND MODIFIED MEU-LAW...IJCNCJournal
Orthogonal frequency division multiplexing (OFDM) is a technique which gives high quality of service (QOS) to the users by mitigating the fading signals as well as high data rates in multimedia services. However, the peak-to-average power ratio (PAPR) is a technical challenge that reduces the efficiency of RF power amplifiers. In this paper, we propose the combined Hadamard transform and modified meu-law companding transform method in order to lessen the effects of the peak-to-average power ratio of the
OFDM signal. Simulation results show that the proposed scheme reduces PAPR compared to other companding techniques as well as the Hadamard transform technique when used on its own.
1) The document discusses techniques for reducing the peak-to-average power ratio (PAPR) of orthogonal frequency division multiplexing (OFDM) signals, including repeated clipping and filtering (RCF) and nonlinear commanding transform (NCT).
2) RCF projects clipping noise into the feasible extension area while removing out-of-band interference through filtering, but suffers from problems like in-band distortion, peak re-growth, and out-of-band radiation.
3) NCT aims to reduce PAPR by compressing peak signals and expanding small signals while maintaining constant average power through optimal parameter selection. The proposed NCT technique outperforms RCF in terms of lower clipping ratio,
Fpga implementation of soft decision low power convolutional decoder using vi...ecejntuk
1. This document discusses an FPGA implementation of a soft decision low power convolutional decoder using the Viterbi algorithm.
2. It reviews literature on adaptive Viterbi decoding techniques that can improve error performance and reduce computational requirements compared to the standard Viterbi algorithm.
3. Convolutional encoding with Viterbi decoding is described as a forward error correction technique well-suited for channels with additive white Gaussian noise. The document provides examples of how error rates increase as the signal-to-noise ratio decreases.
A Novel Architecture for Different DSP Applications Using Field Programmable ...journal ijme
This paper presents a reconfigurable processor for different digital signal processing applications. The performance of the proposed architecture has been evaluated by taking different dsp applications like Low pass filter, high pass filter, finite impulse response (FIR) filter and FFT module. We designed the architecture of the processor and realizing the architecture using adder, multiplier, delay unit and validate it in the FPGA, which show that the hardware scheme is feasible for practical application. The experimental results clearly reveal the novelty of the architecture for dsp applications. This paper investigates the potential use of FPGAs for implementing efficient “Reconfigurable Processor” for different dsp applications. The proposed processor is based on parallel re-configurable which is implemented on FPGA. FPGAs have become an important component for implementing these functions with respect to cost, performance and flexibility. The general purpose SPARTAN 3AN FPGA kit has been employed for developing reconfigurable processor, with all the coding done using the hardware description language VERILOG.
In this work, a highly linear Cascode CMOS LNA is presented. Linearity issues in RF receiver frontend are discussed, followed by an analysis of the specifications and requirements of a LNA through consideration of multi-standard LNA. Device non-linear characteristics cause linearity problems in the RF front-end system. To solve this problem, Post linearization technique for inductively degenerated L-deg common source Cascode Low Noise Amplifier is presented, which improves linearity performance with small gain loss and current consumption as consequence.The LNA presented has 1.0GHz - 3.2GHz frequency range designed using TSMC 0.18µm CMOS process. The linearized LNA achieves an IIP3 of 5.0 dBm, with P-1dB of -14 dBm, 13.8 dB gain max , NF 2.03dB and power utilization of 19.4 mWat 1.8 volt power supply Gaurav R. Agrawal | Leena A. Yelmule "Linear CMOS LNA" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-3 | Issue-1 , December 2018, URL: http://www.ijtsrd.com/papers/ijtsrd19087.pdf
Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wirele...IJERA Editor
This paper presents the design of CT ΣΔ modulator which can provide high DR and SNR over a 20 MHz signal bandwidth. So far all the CT SDM uses either feedback or feedforward loop filter architecture. The proposed topology is a 3rd order low-pass sigma-delta modulator, which employs a combination of feedforward and feedback schemes. Loop filter is designed as RC integrators due to its high linearity and easy interface. The design starts from system level using Matlab/Simulink. Then, the first integrator in the loop, which is the most critical block in the modulator, is implemented at transistor level using Cadence Virtuoso 180 nm CMOS technology.
This document discusses peak-to-average power ratio (PAPR) reduction techniques for orthogonal frequency-division multiplexing (OFDM) signals. It begins with an introduction to PAPR and its causes for OFDM signals. It then outlines various PAPR reduction techniques including clipping, coding, probabilistic/scrambling, predistortion, and DFT-spreading. Each technique has benefits but also cons such as distortion, reduced efficiency, or increased complexity. The document provides analysis of PAPR characteristics for different OFDM parameters and modulation schemes.
This document provides an overview of sigma-delta analog to digital converters (ΣΔADCs). It begins with outlining the basic principles of oversampling and noise shaping. It then discusses the effects of noise shaping on total noise for first and second order modulators. Additional topics covered include issues in modulator design, continuous and discrete time realizations, the inherent anti-aliasing property of continuous time modulators, and the effect of quantizer bits. Loop filter architectures and multi-stage cascaded modulators are also summarized. The document concludes with a design example specifying the parameters for a second order modulator.
IRJET- Simulation and Performance Estimation of BPSK in Rayleigh Channel ...IRJET Journal
This document summarizes research on simulating and estimating the performance of BPSK modulation over Rayleigh fading channels using selection combining (SC), maximal ratio combining (MRC), and equal gain combining (EGC) diversity techniques. It presents the theoretical frameworks for analyzing BER performance using these techniques. Simulation results show that MRC provides the best performance with increasing SNR gain as the number of receivers increases, followed by EGC, then SC. MRC achieves the lowest SNR required to reach a given BER level. The document concludes that MRC is the most effective technique for mitigating the effects of fading in Rayleigh channels.
DME Interference Mitigation through BlankingNikhil Anand
This paper proposes a digital pulse blanking algorithm to mitigate pulsed interference from Distance Measurement Equipment (DME) signals on the IRNSS L5 band. The algorithm averages absolute values of analog-to-digital converter (ADC) samples to better detect the envelope of DME interference pulses against noise. It calculates a threshold from the distribution of averaged samples to improve blanking performance compared to using the noise floor. Testing with a hardware simulator and receiver shows the algorithm effectively reduces carrier-to-noise ratio degradation and improves satellite acquisition under moderate to high DME interference levels.
The document describes 11 VLSI projects from 2015 presented by NEXGEN TECHNOLOGY. The projects include low-power clock generators, FFT architectures, error correcting codes, content addressable memories, charge pump converters, delta-sigma modulators, clock skew compensation circuits, obfuscated DSP circuits, scalar conversion for cryptoprocessors, reconfigurable controllers for synchronization, and level-converting retention flip-flops. NEXGEN TECHNOLOGY is located in Pondicherry, India and provides contact information including their website, address, email and phone.
1. The document analyzes the effect of signal distortion techniques for PAPR reduction like clipping and peak windowing on the bit error rate (BER) performance of turbo and low density parity check (LDPC) coded orthogonal frequency division multiplexing (OFDM) systems.
2. It implements an OFDM system based on IEEE 802.11a standards with turbo and LDPC error correcting codes over additive white Gaussian noise (AWGN) and exponentially decaying Rayleigh fade channels.
3. The results show that LDPC-COFDM performs better than turbo-COFDM in both channels, even with clipping applied. However, turbo-COFDM is better with peak windowing due to
This document describes an FPGA-based passive K-Delta-1-Sigma (KD1S) sigma-delta modulator designed and tested by researchers. The modulator uses eight phase-shifted clocks on an FPGA to achieve an effective sampling rate of 450 MHz without active analog components. Testing showed the design achieved a peak SNR of 58 dB and ENOB of 9.3 bits at this high sampling rate, demonstrating the benefits of this passive approach for wide bandwidth applications.
Sparse channel estimation by pilot allocation in MIMO-OFDM systems IRJET Journal
This document summarizes research on sparse channel estimation techniques for MIMO-OFDM systems using compressed sensing theory. It describes how compressed sensing algorithms like Subspace Pursuit (SP) and CoSaMP can provide better channel estimation performance than conventional techniques like least squares estimation. SP and CoSaMP are greedy algorithms that iteratively select columns from the measurement matrix to minimize mean square error. Simulation results showed these compressed sensing algorithms reduce mean square error and bit error rate compared to normal channel estimation.
OPTIMIZATION OF CMOS 0.18 M LOW NOISE AMPLIFIER USING NSGA-II FOR UWBVLSICS Design
A design and optimization of 3-5 GHz single ended Radio Frequency (RF) Low Noise Amplifier (LNA) for ultra-wide-band (UWB) applications using standard UMC 0.18 µm CMOS technology is reported. Designing of RF circuit components is a challenging job, since even after performing lengthy calculations and finding parameter values it is less guarantee that the design performs as expected. In view of this the optimization tool; Elitist Non-Dominated Sorting Genetic Algorithm (NSGA-II); has been employed to get the optimized starting values of components in the proposed LNA design. The obtained NSGA-II parameters were simulated using Cadence Spectre- RF simulator. The designed Low Noise Amplifier achieves a power gain of 22 dB and a minimum Noise Figure of 3 dB is achieved. It dissipates 12.5 mW of power out of 1.8 V supply
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
Optimum FIR Filtersfor Digital Pulse Compression of Biphase Barker Codes with...IJERA Editor
This document discusses techniques for reducing sidelobes in digital pulse compression of biphase codes. It presents a two-stage approach using a matched filter followed by a sidelobe suppression filter (SSF) designed through linear programming. To reduce logic requirements for implementation, it clusters the SSF filter weights using k-means clustering. Simulation results show the SSF filters designed this way can achieve peak-to-sidelobe ratios of -35 to -40 dB while reducing the number of multipliers needed compared to linear programming alone. Tables provide examples of optimized SSF designs for specific biphase codes.
This document discusses the design and simulation of low noise amplifier (LNA) circuits with different matching circuit combinations at the input and output sides. It compares the performance of LNA circuits using 'T' and 'L' type matching networks. The circuits are simulated using Advanced Design System (ADS) software. Simulation results show that the T-L matching configuration provides better gain and noise figure than L-L, L-T, and T-T matching under stability conditions. Specifically, the T-L matching achieved a forward gain of 14.14 dB and noise figure of 1.81 dB, outperforming the other matching configurations. Stabilization circuits are also applied and analyzed.
Sending multimedia data (e.g. data, image and
video) using Power Line Communications (PLC) has been growing
significantly. In fact, impulsive noise (IN) causes significant
degradation which restricts communication performance in PLC.
In this paper, we propose to study the impact of IN on image
communication in Orthogonal Frequency Division Multiplexing
(OFDM) based PLC. A strightforward conventional iterative
IN reduction algorithm, presented in [9] can be applied to
improve bit-error rate (BER) in OFDM system. But, this iterative
algorithm is insufficient to improve the visual quality Peak Signalto-
Noise Ratio (PSNR) performance in image communication.
First, we study its performance in terms of BER and PSNR using
a convolutional encoder (CE). Then, we modify its concept by
introducing CE and Viterbi decoder into the iterative algorithm.
Finally, we aim to show the impact of BER degradation on
visual quality PSNR performance of the reconstructed image.
Our results lay out that the proposed method provides good
PSNR and visual quality improvement than the conventional
algorithm with and without CE.
A Review of Different Methods for Booth MultiplierIJERA Editor
In this review paper, different type of implementation of Booth multiplier has been studied. Multipliers has great importance in digital signal processor, so designing a high-speed multiplier is the need of the hour. Advantages of using modified booth multiplier algorithm is that the number of partial product is reduced. Different types of addition algorithms are also discussed which are used for addition operation of multiplier.
Analysis of Phase Noise and Gaussian Noise in terms of Average BER for DP 16-...IRJET Journal
This document analyzes phase noise and Gaussian noise in terms of average bit error rate (BER) for a 112 Gbps dual polarization 16-QAM (DP 16-QAM) optical coherent receiver using digital signal processing (DSP) and different digital filters. It first describes the DP 16-QAM coherent receiver system and the DSP techniques used, including carrier phase estimation. It then simulates the system using Optisystem and MATLAB software and analyzes the phase noise before carrier phase estimation and Gaussian noise after by plotting average BER versus optical signal-to-noise ratio for various filter types and orders. The results show that the 3rd order Gaussian filter provided the lowest average BER and therefore the best noise performance.
PAPR REDUCTION OF OFDM SIGNAL BY USING COMBINED HADAMARD AND MODIFIED MEU-LAW...IJCNCJournal
Orthogonal frequency division multiplexing (OFDM) is a technique which gives high quality of service (QOS) to the users by mitigating the fading signals as well as high data rates in multimedia services. However, the peak-to-average power ratio (PAPR) is a technical challenge that reduces the efficiency of RF power amplifiers. In this paper, we propose the combined Hadamard transform and modified meu-law companding transform method in order to lessen the effects of the peak-to-average power ratio of the
OFDM signal. Simulation results show that the proposed scheme reduces PAPR compared to other companding techniques as well as the Hadamard transform technique when used on its own.
1) The document discusses techniques for reducing the peak-to-average power ratio (PAPR) of orthogonal frequency division multiplexing (OFDM) signals, including repeated clipping and filtering (RCF) and nonlinear commanding transform (NCT).
2) RCF projects clipping noise into the feasible extension area while removing out-of-band interference through filtering, but suffers from problems like in-band distortion, peak re-growth, and out-of-band radiation.
3) NCT aims to reduce PAPR by compressing peak signals and expanding small signals while maintaining constant average power through optimal parameter selection. The proposed NCT technique outperforms RCF in terms of lower clipping ratio,
Fpga implementation of soft decision low power convolutional decoder using vi...ecejntuk
1. This document discusses an FPGA implementation of a soft decision low power convolutional decoder using the Viterbi algorithm.
2. It reviews literature on adaptive Viterbi decoding techniques that can improve error performance and reduce computational requirements compared to the standard Viterbi algorithm.
3. Convolutional encoding with Viterbi decoding is described as a forward error correction technique well-suited for channels with additive white Gaussian noise. The document provides examples of how error rates increase as the signal-to-noise ratio decreases.
A Novel Architecture for Different DSP Applications Using Field Programmable ...journal ijme
This paper presents a reconfigurable processor for different digital signal processing applications. The performance of the proposed architecture has been evaluated by taking different dsp applications like Low pass filter, high pass filter, finite impulse response (FIR) filter and FFT module. We designed the architecture of the processor and realizing the architecture using adder, multiplier, delay unit and validate it in the FPGA, which show that the hardware scheme is feasible for practical application. The experimental results clearly reveal the novelty of the architecture for dsp applications. This paper investigates the potential use of FPGAs for implementing efficient “Reconfigurable Processor” for different dsp applications. The proposed processor is based on parallel re-configurable which is implemented on FPGA. FPGAs have become an important component for implementing these functions with respect to cost, performance and flexibility. The general purpose SPARTAN 3AN FPGA kit has been employed for developing reconfigurable processor, with all the coding done using the hardware description language VERILOG.
In this work, a highly linear Cascode CMOS LNA is presented. Linearity issues in RF receiver frontend are discussed, followed by an analysis of the specifications and requirements of a LNA through consideration of multi-standard LNA. Device non-linear characteristics cause linearity problems in the RF front-end system. To solve this problem, Post linearization technique for inductively degenerated L-deg common source Cascode Low Noise Amplifier is presented, which improves linearity performance with small gain loss and current consumption as consequence.The LNA presented has 1.0GHz - 3.2GHz frequency range designed using TSMC 0.18µm CMOS process. The linearized LNA achieves an IIP3 of 5.0 dBm, with P-1dB of -14 dBm, 13.8 dB gain max , NF 2.03dB and power utilization of 19.4 mWat 1.8 volt power supply Gaurav R. Agrawal | Leena A. Yelmule "Linear CMOS LNA" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-3 | Issue-1 , December 2018, URL: http://www.ijtsrd.com/papers/ijtsrd19087.pdf
Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wirele...IJERA Editor
This paper presents the design of CT ΣΔ modulator which can provide high DR and SNR over a 20 MHz signal bandwidth. So far all the CT SDM uses either feedback or feedforward loop filter architecture. The proposed topology is a 3rd order low-pass sigma-delta modulator, which employs a combination of feedforward and feedback schemes. Loop filter is designed as RC integrators due to its high linearity and easy interface. The design starts from system level using Matlab/Simulink. Then, the first integrator in the loop, which is the most critical block in the modulator, is implemented at transistor level using Cadence Virtuoso 180 nm CMOS technology.
This document discusses peak-to-average power ratio (PAPR) reduction techniques for orthogonal frequency-division multiplexing (OFDM) signals. It begins with an introduction to PAPR and its causes for OFDM signals. It then outlines various PAPR reduction techniques including clipping, coding, probabilistic/scrambling, predistortion, and DFT-spreading. Each technique has benefits but also cons such as distortion, reduced efficiency, or increased complexity. The document provides analysis of PAPR characteristics for different OFDM parameters and modulation schemes.
This document provides an overview of sigma-delta analog to digital converters (ΣΔADCs). It begins with outlining the basic principles of oversampling and noise shaping. It then discusses the effects of noise shaping on total noise for first and second order modulators. Additional topics covered include issues in modulator design, continuous and discrete time realizations, the inherent anti-aliasing property of continuous time modulators, and the effect of quantizer bits. Loop filter architectures and multi-stage cascaded modulators are also summarized. The document concludes with a design example specifying the parameters for a second order modulator.
IRJET- Simulation and Performance Estimation of BPSK in Rayleigh Channel ...IRJET Journal
This document summarizes research on simulating and estimating the performance of BPSK modulation over Rayleigh fading channels using selection combining (SC), maximal ratio combining (MRC), and equal gain combining (EGC) diversity techniques. It presents the theoretical frameworks for analyzing BER performance using these techniques. Simulation results show that MRC provides the best performance with increasing SNR gain as the number of receivers increases, followed by EGC, then SC. MRC achieves the lowest SNR required to reach a given BER level. The document concludes that MRC is the most effective technique for mitigating the effects of fading in Rayleigh channels.
DME Interference Mitigation through BlankingNikhil Anand
This paper proposes a digital pulse blanking algorithm to mitigate pulsed interference from Distance Measurement Equipment (DME) signals on the IRNSS L5 band. The algorithm averages absolute values of analog-to-digital converter (ADC) samples to better detect the envelope of DME interference pulses against noise. It calculates a threshold from the distribution of averaged samples to improve blanking performance compared to using the noise floor. Testing with a hardware simulator and receiver shows the algorithm effectively reduces carrier-to-noise ratio degradation and improves satellite acquisition under moderate to high DME interference levels.
The document describes 11 VLSI projects from 2015 presented by NEXGEN TECHNOLOGY. The projects include low-power clock generators, FFT architectures, error correcting codes, content addressable memories, charge pump converters, delta-sigma modulators, clock skew compensation circuits, obfuscated DSP circuits, scalar conversion for cryptoprocessors, reconfigurable controllers for synchronization, and level-converting retention flip-flops. NEXGEN TECHNOLOGY is located in Pondicherry, India and provides contact information including their website, address, email and phone.
1. The document analyzes the effect of signal distortion techniques for PAPR reduction like clipping and peak windowing on the bit error rate (BER) performance of turbo and low density parity check (LDPC) coded orthogonal frequency division multiplexing (OFDM) systems.
2. It implements an OFDM system based on IEEE 802.11a standards with turbo and LDPC error correcting codes over additive white Gaussian noise (AWGN) and exponentially decaying Rayleigh fade channels.
3. The results show that LDPC-COFDM performs better than turbo-COFDM in both channels, even with clipping applied. However, turbo-COFDM is better with peak windowing due to
This document describes an FPGA-based passive K-Delta-1-Sigma (KD1S) sigma-delta modulator designed and tested by researchers. The modulator uses eight phase-shifted clocks on an FPGA to achieve an effective sampling rate of 450 MHz without active analog components. Testing showed the design achieved a peak SNR of 58 dB and ENOB of 9.3 bits at this high sampling rate, demonstrating the benefits of this passive approach for wide bandwidth applications.
Sparse channel estimation by pilot allocation in MIMO-OFDM systems IRJET Journal
This document summarizes research on sparse channel estimation techniques for MIMO-OFDM systems using compressed sensing theory. It describes how compressed sensing algorithms like Subspace Pursuit (SP) and CoSaMP can provide better channel estimation performance than conventional techniques like least squares estimation. SP and CoSaMP are greedy algorithms that iteratively select columns from the measurement matrix to minimize mean square error. Simulation results showed these compressed sensing algorithms reduce mean square error and bit error rate compared to normal channel estimation.
OPTIMIZATION OF CMOS 0.18 M LOW NOISE AMPLIFIER USING NSGA-II FOR UWBVLSICS Design
A design and optimization of 3-5 GHz single ended Radio Frequency (RF) Low Noise Amplifier (LNA) for ultra-wide-band (UWB) applications using standard UMC 0.18 µm CMOS technology is reported. Designing of RF circuit components is a challenging job, since even after performing lengthy calculations and finding parameter values it is less guarantee that the design performs as expected. In view of this the optimization tool; Elitist Non-Dominated Sorting Genetic Algorithm (NSGA-II); has been employed to get the optimized starting values of components in the proposed LNA design. The obtained NSGA-II parameters were simulated using Cadence Spectre- RF simulator. The designed Low Noise Amplifier achieves a power gain of 22 dB and a minimum Noise Figure of 3 dB is achieved. It dissipates 12.5 mW of power out of 1.8 V supply
IRJET- Implementation of 16-Bit Pipelined ADC using 180nm CMOS TechnologyIRJET Journal
This document describes the implementation of a 16-bit pipelined analog-to-digital converter (ADC) using 180nm CMOS technology. A 4-stage pipelined architecture is used, with each stage having a 4-bit resolution enabled by a successive approximation register (SAR) based sub-ADC. SAR ADCs consume low power but have speed and resolution limitations. To overcome these, a pipelined ADC is proposed that achieves high speed and low power consumption. Key blocks include SAR sub-ADCs, digital-to-analog converters, comparators, sample-and-hold circuits, and flip-flops. The design achieves medium sampling rate and 16-bit resolution for applications such as
FPGA Implementation of BIST in OFDM TransceiversIRJET Journal
This document discusses implementing built-in self-test (BIST) circuits in orthogonal frequency-division multiplexing (OFDM) transceivers to measure bit error rate (BER). The proposed BIST circuit uses Reed-Solomon encoding and decoding blocks. Various digital modulation schemes like BPSK, QPSK, and PSK are simulated using the BIST circuit in an OFDM system with additive white Gaussian noise. Simulation results in MATLAB show the BER performance of different modulation schemes, identifying the best scheme with the lowest BER.
Implementation of 4-bit R-2R DAC on CADENCE Toolsjournal ijrtem
Abstract: An analog audio signal is continuously sampled; quantized and measured the height over time, and then the converted information is stored as series of numbers on the hard disk or in flash memory of an audio player. This series of numbers stored is known as digital audio signal. A compact disc(CD) stores these samples as 16-bit binary (1s and 0s) "words" 44K times a second, but digital audio data can be stored in a different sample rates, word sizes, and encoding or compression formats, and are brought to us on everything from our smartphone to your laptop. But in every case, the final thing that happens is the digital numbers get converted back into an analog electrical signal that can be sent to our headphones. The device that does this conversion is called a digital to analog converter (DAC).In this paper R-2R DAC converter is implemented on CADENCE tools with 180um technology. Keywords—DAC; CD; CADENCE; Technology;
Design of very large scale analog integrated circuit (analog VLSI) is very much complex and requires
much compromising nature to achieve application specific objective. With maximizing the efforts to reduce
power consumption and to reduce W/L ratio, the analog integrated circuit industry is constantly
developing smaller power supplies. Now days, challenges of analog integrated circuit designer are to
make block of small power supplies with little or no reduction in performance. The CMOS OTA is
designed in 25.5nm CMOS technology with 1.0V power supply to observe the configurations. In design of
CMOS OTA TANNER EDA TOOL is used. Coding and simulation is done in T-Spice and layout is
prepared in L-Edit. D.C analysis, A.C analysis, slew rate and analysis of transient response have been
done in T-Spice. Waveforms are observed in W-Edit.
IRJET- Simulation and Performance Estimation of BPSK in Rayleigh Channel ...IRJET Journal
The document discusses simulation and performance estimation of BPSK modulation in Rayleigh fading channels using three diversity combining techniques: selection combining (SC), maximal ratio combining (MRC), and equal gain combining (EGC). It provides mathematical analysis of how these techniques calculate bit error rate (BER) and compares their performance. The key findings are that MRC achieves the best performance with lowest required SNR, followed by EGC, while SC requires the highest SNR to achieve a given BER. Performance is improved by increasing the number of diversity branches for all techniques.
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGYVLSICS Design
Design of a low power Successive Approximation Register Analog to Digital Converter (SAR ADC) in 45nm CMOS Technology for biopotential acquisition systems is presented. It is designed by using a high threshold voltage (Vt) cell to reduce power dissipation. A 10-bit SAR ADC is designed and compared with the low resolution SAR ADC and normal threshold voltage (Vt) ADC with respect to power and delay. The results show that high Vt SAR ADC saves power upto 67% as compared to low Vt SAR ADC without any penalty of delay. Other performance metrics studied are the Effective Number of Bits (ENOB) and Signal to Noise Ratio (SNR), Signal to Noise and Distortion Ratio and Spurious Free Dynamic ratio.
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGYVLSICS Design
Design of a low power Successive Approximation Register Analog to Digital Converter (SAR ADC) in
45nm CMOS Technology for biopotential acquisition systems is presented. It is designed by using a high
threshold voltage (Vt) cell to reduce power dissipation. A 10-bit SAR ADC is designed and compared with
the low resolution SAR ADC and normal threshold voltage (Vt) ADC with respect to power and delay. The
results show that high Vt SAR ADC saves power upto 67% as compared to low Vt SAR ADC without any
penalty of delay. Other performance metrics studied are the Effective Number of Bits (ENOB) and Signal to
Noise Ratio (SNR), Signal to Noise and Distortion Ratio and Spurious Free Dynamic ratio.
IRJET- Design of an Inductive Source Degenarative Low Noise Amplifier using 1...IRJET Journal
This document describes the design of an inductively degenerated low noise amplifier (LNA) operating at 2.4GHz using 180nm CMOS technology. The LNA achieves a gain of 25dB, noise figure less than 0.6dB, and input and output return losses less than -20dB. Inductive source degeneration is used to improve stability while maintaining noise performance. Simulation results show the LNA has a noise figure of 0.5dB and power gain of 25.2dB while consuming 2.88mW from a 1.8V supply. The LNA is designed for applications in narrowband systems.
This document appears to be an assignment on link adaptation and adaptive modulation and coding. It contains chapters on coding gain and BER, modulation gain and BER, adapting energy per bit, adapting coding technique, and adapting modulation technique. It also includes algorithms and flow charts for adapting energy per bit and coding/modulation techniques. The goal is to dynamically select modulation, coding, and transmission power based on changing channel conditions to optimize throughput while maintaining a target BER.
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...IAEME Publication
This document summarizes a research paper on the design of a 10-bit, 25 MS/s pipelined analog-to-digital converter (ADC) using a 1.5-bit switched capacitance multiplying digital-to-analog converter (MDAC) with opamp sharing in a 180nm CMOS process. Key aspects covered include:
1) The proposed ADC architecture is a 9-stage pipelined design with 1.5-bit per stage and error correction. Each MDAC stage samples the input, quantizes to 1.5 bits, subtracts the DAC output, and amplifies the residue by 2.
2) To reduce power, an opamp sharing technique is used where
IRJET- Comparison of Different PAPR Reduction Schemes in OFDM SystemIRJET Journal
This document compares different techniques for reducing peak-to-average power ratio (PAPR) in orthogonal frequency division multiplexing (OFDM) systems. It evaluates clipping and filtering, selective mapping (SLM), and partial transmit sequence (PTS) methods. Clipping reduces PAPR but introduces noise, which filtering attempts to reduce. SLM generates alternative signals from the original to select the lowest PAPR option, while PTS divides the signal into blocks and selects the combination with lowest PAPR. The document simulates these techniques and compares their performance based on complementary cumulative distribution function plots of PAPR. PTS is shown to provide the greatest PAPR reduction, with better performance as the number of
IRJET- Structured Compression Sensing Method for Massive MIMO-OFDM SystemsIRJET Journal
The document presents a structured compression sensing method for massive MIMO-OFDM systems called Priori information-assisted adaptive structured subspace pursuit (PA-ASSP) algorithm. PA-ASSP aims to improve channel estimation accuracy with reduced complexity compared to existing algorithms like adaptive structured subspace pursuit (ASSP). It initializes channel estimation using prior information and exploits common sparsity of MIMO channels across OFDM symbols. Simulation results show PA-ASSP achieves better bit error rate and normalized mean square error performance than ASSP and other algorithms under different SNR levels.
International Journal of Engineering Research and Applications (IJERA) is a team of researchers not publication services or private publications running the journals for monetary benefits, we are association of scientists and academia who focus only on supporting authors who want to publish their work. The articles published in our journal can be accessed online, all the articles will be archived for real time access.
Our journal system primarily aims to bring out the research talent and the works done by sciaentists, academia, engineers, practitioners, scholars, post graduate students of engineering and science. This journal aims to cover the scientific research in a broader sense and not publishing a niche area of research facilitating researchers from various verticals to publish their papers. It is also aimed to provide a platform for the researchers to publish in a shorter of time, enabling them to continue further All articles published are freely available to scientific researchers in the Government agencies,educators and the general public. We are taking serious efforts to promote our journal across the globe in various ways, we are sure that our journal will act as a scientific platform for all researchers to publish their works online.
Compressive Sensing Based Adaptive Channel Estimation for TDS-OFDM System usi...IRJET Journal
This document discusses using compressive sensing (CS) for channel estimation in Time Domain Synchronous OFDM (TDS-OFDM) transmission systems. TDS-OFDM provides higher spectral efficiency than traditional CP-OFDM since it does not require additional pilots. The paper proposes using CS based on the sparsity level of the wireless channel. It first estimates the sparsity level to determine if the channel is sparse enough to apply CS. If so, it uses a priori aided subspace pursuit algorithm for channel estimation. If not, it uses an improved iterative method incorporating the sparsity level. Simulation results show the proposed system achieves better performance than traditional CS based methods.
IRJET- PAPR Reduction in OFDM by using a Companding on CSS SchemeIRJET Journal
This document proposes a method to reduce peak-to-average power ratio (PAPR) in orthogonal frequency division multiplexing (OFDM) systems by combining cyclic shifted sequences (CSS) and companding techniques. CSS is an improved version of partial transmit sequence (PTS) that reduces PAPR without needing side information at the receiver. Companding increases average power to further improve PAPR reduction performance but increases bit error rate. The proposed method applies μ-law companding after CSS to take advantage of both techniques for better PAPR reduction compared to using each alone. Simulation results show the proposed method achieves lower PAPR than original OFDM or using the individual techniques separately.
The document discusses the design of a 12-bit, 1 megasample per second (MSps) successive approximation register (SAR) analog-to-digital converter (ADC) for system-on-chip applications. It proposes a SAR ADC circuit with modifications to reduce the number of capacitors in the capacitor array and sample-and-hold stage in order to lower power consumption and chip area. The SAR ADC is simulated and tested to show a high signal-to-noise ratio of 71.18 dB, an effective number of bits of 11.53, low power consumption of 1.95 mW, and small chip area of 0.54 mm2, making it suitable for use in integrated system-on-
A Novel Carrier Indexing Method for Side Lobe Suppression and Bit Error Rate ...IRJET Journal
This paper proposes a novel carrier indexing method using variable basis functions to suppress side lobes and reduce bit error rates in non-continuous OFDM (NC-OFDM) systems. Existing active interference cancellation techniques used fixed-length rectangular basis functions for cancellation carriers, which were not optimal. The proposed method groups cancellation carriers by frequency position and shapes them with variable-length waveforms to more effectively suppress NC-OFDM side lobes while reducing inter-carrier interference. Simulation results show the proposed approach achieves over 80dB side lobe reduction and negligible inter-carrier interference compared to existing techniques. The method provides reliable data transmission between primary and secondary nodes in cognitive radio networks with lower bit error rates.
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...VLSICS Design
This work presents three different approaches which eliminates the resistor ladder completely and hence
reduce the power demand drastically of a Analog to Digital Converter. The first approach is Switched
Inverter Scheme (SIS) ADC; The test result obtained for it on 45nm technology indicates an offset error of
0.014 LSB. The full scale error is of -0.112LSB. The gain error is of 0.07 LSB, actual full scale range of
0.49V, worst case DNL & INL each of -0.3V. The power dissipation for the SIS ADC is 207.987 μwatts;
Power delay product (PDP) is 415.9 fWs, and the area is 1.89μm2. The second and third approaches are
clocked SIS ADC and Sleep transistor SIS ADC. Both of them show significant improvement in power
dissipation as 57.5% & 71% respectively. Whereas PDP is 229.7 fWs and area is 0.05 μm2 for Clocked SIS
ADC and 107.3 fWs & 1.94 μm2 for Sleep transistor SIS ADC.
Similar to Fixed Width Replica Redundancy Block Multiplier (20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...IRJET Journal
1) The document discusses the Sungal Tunnel project in Jammu and Kashmir, India, which is being constructed using the New Austrian Tunneling Method (NATM).
2) NATM involves continuous monitoring during construction to adapt to changing ground conditions, and makes extensive use of shotcrete for temporary tunnel support.
3) The methodology section outlines the systematic geotechnical design process for tunnels according to Austrian guidelines, and describes the various steps of NATM tunnel construction including initial and secondary tunnel support.
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTUREIRJET Journal
This study examines the effect of response reduction factors (R factors) on reinforced concrete (RC) framed structures through nonlinear dynamic analysis. Three RC frame models with varying heights (4, 8, and 12 stories) were analyzed in ETABS software under different R factors ranging from 1 to 5. The results showed that displacement increased as the R factor decreased, indicating less linear behavior for lower R factors. Drift also decreased proportionally with increasing R factors from 1 to 5. Shear forces in the frames decreased with higher R factors. In general, R factors of 3 to 5 produced more satisfactory performance with less displacement and drift. The displacement variations between different building heights were consistent at different R factors. This study evaluated how R factors influence
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...IRJET Journal
This study compares the use of Stark Steel and TMT Steel as reinforcement materials in a two-way reinforced concrete slab. Mechanical testing is conducted to determine the tensile strength, yield strength, and other properties of each material. A two-way slab design adhering to codes and standards is executed with both materials. The performance is analyzed in terms of deflection, stability under loads, and displacement. Cost analyses accounting for material, durability, maintenance, and life cycle costs are also conducted. The findings provide insights into the economic and structural implications of each material for reinforcement selection and recommendations on the most suitable material based on the analysis.
Effect of Camber and Angles of Attack on Airfoil CharacteristicsIRJET Journal
This document discusses a study analyzing the effect of camber, position of camber, and angle of attack on the aerodynamic characteristics of airfoils. Sixteen modified asymmetric NACA airfoils were analyzed using computational fluid dynamics (CFD) by varying the camber, camber position, and angle of attack. The results showed the relationship between these parameters and the lift coefficient, drag coefficient, and lift to drag ratio. This provides insight into how changes in airfoil geometry impact aerodynamic performance.
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...IRJET Journal
This document reviews the progress and challenges of aluminum-based metal matrix composites (MMCs), focusing on their fabrication processes and applications. It discusses how various aluminum MMCs have been developed using reinforcements like borides, carbides, oxides, and nitrides to improve mechanical and wear properties. These composites have gained prominence for their lightweight, high-strength and corrosion resistance properties. The document also examines recent advancements in fabrication techniques for aluminum MMCs and their growing applications in industries such as aerospace and automotive. However, it notes that challenges remain around issues like improper mixing of reinforcements and reducing reinforcement agglomeration.
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...IRJET Journal
This document discusses research on using graph neural networks (GNNs) for dynamic optimization of public transportation networks in real-time. GNNs represent transit networks as graphs with nodes as stops and edges as connections. The GNN model aims to optimize networks using real-time data on vehicle locations, arrival times, and passenger loads. This helps increase mobility, decrease traffic, and improve efficiency. The system continuously trains and infers to adapt to changing transit conditions, providing decision support tools. While research has focused on performance, more work is needed on security, socio-economic impacts, contextual generalization of models, continuous learning approaches, and effective real-time visualization.
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...IRJET Journal
This document summarizes a research project that aims to compare the structural performance of conventional slab and grid slab systems in multi-story buildings using ETABS software. The study will analyze both symmetric and asymmetric building models under various loading conditions. Parameters like deflections, moments, shears, and stresses will be examined to evaluate the structural effectiveness of each slab type. The results will provide insights into the comparative behavior of conventional and grid slabs to help engineers and architects select appropriate slab systems based on building layouts and design requirements.
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...IRJET Journal
This document summarizes and reviews a research paper on the seismic response of reinforced concrete (RC) structures with plan and vertical irregularities, with and without infill walls. It discusses how infill walls can improve or reduce the seismic performance of RC buildings, depending on factors like wall layout, height distribution, connection to the frame, and relative stiffness of walls and frames. The reviewed research paper analyzes the behavior of infill walls, effects of vertical irregularities, and seismic performance of high-rise structures under linear static and dynamic analysis. It studies response characteristics like story drift, deflection and shear. The document also provides literature on similar research investigating the effects of infill walls, soft stories, plan irregularities, and different
This document provides a review of machine learning techniques used in Advanced Driver Assistance Systems (ADAS). It begins with an abstract that summarizes key applications of machine learning in ADAS, including object detection, recognition, and decision-making. The introduction discusses the integration of machine learning in ADAS and how it is transforming vehicle safety. The literature review then examines several research papers on topics like lightweight deep learning models for object detection and lane detection models using image processing. It concludes by discussing challenges and opportunities in the field, such as improving algorithm robustness and adaptability.
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...IRJET Journal
The document analyzes temperature and precipitation trends in Asosa District, Benishangul Gumuz Region, Ethiopia from 1993 to 2022 based on data from the local meteorological station. The results show:
1) The average maximum and minimum annual temperatures have generally decreased over time, with maximum temperatures decreasing by a factor of -0.0341 and minimum by -0.0152.
2) Mann-Kendall tests found the decreasing temperature trends to be statistically significant for annual maximum temperatures but not for annual minimum temperatures.
3) Annual precipitation in Asosa District showed a statistically significant increasing trend.
The conclusions recommend development planners account for rising summer precipitation and declining temperatures in
P.E.B. Framed Structure Design and Analysis Using STAAD ProIRJET Journal
This document discusses the design and analysis of pre-engineered building (PEB) framed structures using STAAD Pro software. It provides an overview of PEBs, including that they are designed off-site with building trusses and beams produced in a factory. STAAD Pro is identified as a key tool for modeling, analyzing, and designing PEBs to ensure their performance and safety under various load scenarios. The document outlines modeling structural parts in STAAD Pro, evaluating structural reactions, assigning loads, and following international design codes and standards. In summary, STAAD Pro is used to design and analyze PEB framed structures to ensure safety and code compliance.
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...IRJET Journal
This document provides a review of research on innovative fiber integration methods for reinforcing concrete structures. It discusses studies that have explored using carbon fiber reinforced polymer (CFRP) composites with recycled plastic aggregates to develop more sustainable strengthening techniques. It also examines using ultra-high performance fiber reinforced concrete to improve shear strength in beams. Additional topics covered include the dynamic responses of FRP-strengthened beams under static and impact loads, and the performance of preloaded CFRP-strengthened fiber reinforced concrete beams. The review highlights the potential of fiber composites to enable more sustainable and resilient construction practices.
Survey Paper on Cloud-Based Secured Healthcare SystemIRJET Journal
This document summarizes a survey on securing patient healthcare data in cloud-based systems. It discusses using technologies like facial recognition, smart cards, and cloud computing combined with strong encryption to securely store patient data. The survey found that healthcare professionals believe digitizing patient records and storing them in a centralized cloud system would improve access during emergencies and enable more efficient care compared to paper-based systems. However, ensuring privacy and security of patient data is paramount as healthcare incorporates these digital technologies.
Review on studies and research on widening of existing concrete bridgesIRJET Journal
This document summarizes several studies that have been conducted on widening existing concrete bridges. It describes a study from China that examined load distribution factors for a bridge widened with composite steel-concrete girders. It also outlines challenges and solutions for widening a bridge in the UAE, including replacing bearings and stitching the new and existing structures. Additionally, it discusses two bridge widening projects in New Zealand that involved adding precast beams and stitching to connect structures. Finally, safety measures and challenges for strengthening a historic bridge in Switzerland under live traffic are presented.
React based fullstack edtech web applicationIRJET Journal
The document describes the architecture of an educational technology web application built using the MERN stack. It discusses the frontend developed with ReactJS, backend with NodeJS and ExpressJS, and MongoDB database. The frontend provides dynamic user interfaces, while the backend offers APIs for authentication, course management, and other functions. MongoDB enables flexible data storage. The architecture aims to provide a scalable, responsive platform for online learning.
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...IRJET Journal
This paper proposes integrating Internet of Things (IoT) and blockchain technologies to help implement objectives of India's National Education Policy (NEP) in the education sector. The paper discusses how blockchain could be used for secure student data management, credential verification, and decentralized learning platforms. IoT devices could create smart classrooms, automate attendance tracking, and enable real-time monitoring. Blockchain would ensure integrity of exam processes and resource allocation, while smart contracts automate agreements. The paper argues this integration has potential to revolutionize education by making it more secure, transparent and efficient, in alignment with NEP goals. However, challenges like infrastructure needs, data privacy, and collaborative efforts are also discussed.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.IRJET Journal
This document provides a review of research on the performance of coconut fibre reinforced concrete. It summarizes several studies that tested different volume fractions and lengths of coconut fibres in concrete mixtures with varying compressive strengths. The studies found that coconut fibre improved properties like tensile strength, toughness, crack resistance, and spalling resistance compared to plain concrete. Volume fractions of 2-5% and fibre lengths of 20-50mm produced the best results. The document concludes that using a 4-5% volume fraction of coconut fibres 30-40mm in length with M30-M60 grade concrete would provide benefits based on previous research.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...IRJET Journal
The document discusses optimizing business management processes through automation using Microsoft Power Automate and artificial intelligence. It provides an overview of Power Automate's key components and features for automating workflows across various apps and services. The document then presents several scenarios applying automation solutions to common business processes like data entry, monitoring, HR, finance, customer support, and more. It estimates the potential time and cost savings from implementing automation for each scenario. Finally, the conclusion emphasizes the transformative impact of AI and automation tools on business processes and the need for ongoing optimization.
Multistoried and Multi Bay Steel Building Frame by using Seismic DesignIRJET Journal
The document describes the seismic design of a G+5 steel building frame located in Roorkee, India according to Indian codes IS 1893-2002 and IS 800. The frame was analyzed using the equivalent static load method and response spectrum method, and its response in terms of displacements and shear forces were compared. Based on the analysis, the frame was designed as a seismic-resistant steel structure according to IS 800:2007. The software STAAD Pro was used for the analysis and design.
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...IRJET Journal
This research paper explores using plastic waste as a sustainable and cost-effective construction material. The study focuses on manufacturing pavers and bricks using recycled plastic and partially replacing concrete with plastic alternatives. Initial results found that pavers and bricks made from recycled plastic demonstrate comparable strength and durability to traditional materials while providing environmental and cost benefits. Additionally, preliminary research indicates incorporating plastic waste as a partial concrete replacement significantly reduces construction costs without compromising structural integrity. The outcomes suggest adopting plastic waste in construction can address plastic pollution while optimizing costs, promoting more sustainable building practices.
Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapte...University of Maribor
Slides from talk presenting:
Aleš Zamuda: Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapter and Networking.
Presentation at IcETRAN 2024 session:
"Inter-Society Networking Panel GRSS/MTT-S/CIS
Panel Session: Promoting Connection and Cooperation"
IEEE Slovenia GRSS
IEEE Serbia and Montenegro MTT-S
IEEE Slovenia CIS
11TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTING ENGINEERING
3-6 June 2024, Niš, Serbia
Advanced control scheme of doubly fed induction generator for wind turbine us...IJECEIAES
This paper describes a speed control device for generating electrical energy on an electricity network based on the doubly fed induction generator (DFIG) used for wind power conversion systems. At first, a double-fed induction generator model was constructed. A control law is formulated to govern the flow of energy between the stator of a DFIG and the energy network using three types of controllers: proportional integral (PI), sliding mode controller (SMC) and second order sliding mode controller (SOSMC). Their different results in terms of power reference tracking, reaction to unexpected speed fluctuations, sensitivity to perturbations, and resilience against machine parameter alterations are compared. MATLAB/Simulink was used to conduct the simulations for the preceding study. Multiple simulations have shown very satisfying results, and the investigations demonstrate the efficacy and power-enhancing capabilities of the suggested control system.
Using recycled concrete aggregates (RCA) for pavements is crucial to achieving sustainability. Implementing RCA for new pavement can minimize carbon footprint, conserve natural resources, reduce harmful emissions, and lower life cycle costs. Compared to natural aggregate (NA), RCA pavement has fewer comprehensive studies and sustainability assessments.
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECTjpsjournal1
The rivalry between prominent international actors for dominance over Central Asia's hydrocarbon
reserves and the ancient silk trade route, along with China's diplomatic endeavours in the area, has been
referred to as the "New Great Game." This research centres on the power struggle, considering
geopolitical, geostrategic, and geoeconomic variables. Topics including trade, political hegemony, oil
politics, and conventional and nontraditional security are all explored and explained by the researcher.
Using Mackinder's Heartland, Spykman Rimland, and Hegemonic Stability theories, examines China's role
in Central Asia. This study adheres to the empirical epistemological method and has taken care of
objectivity. This study analyze primary and secondary research documents critically to elaborate role of
china’s geo economic outreach in central Asian countries and its future prospect. China is thriving in trade,
pipeline politics, and winning states, according to this study, thanks to important instruments like the
Shanghai Cooperation Organisation and the Belt and Road Economic Initiative. According to this study,
China is seeing significant success in commerce, pipeline politics, and gaining influence on other
governments. This success may be attributed to the effective utilisation of key tools such as the Shanghai
Cooperation Organisation and the Belt and Road Economic Initiative.
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELgerogepatton
As digital technology becomes more deeply embedded in power systems, protecting the communication
networks of Smart Grids (SG) has emerged as a critical concern. Distributed Network Protocol 3 (DNP3)
represents a multi-tiered application layer protocol extensively utilized in Supervisory Control and Data
Acquisition (SCADA)-based smart grids to facilitate real-time data gathering and control functionalities.
Robust Intrusion Detection Systems (IDS) are necessary for early threat detection and mitigation because
of the interconnection of these networks, which makes them vulnerable to a variety of cyberattacks. To
solve this issue, this paper develops a hybrid Deep Learning (DL) model specifically designed for intrusion
detection in smart grids. The proposed approach is a combination of the Convolutional Neural Network
(CNN) and the Long-Short-Term Memory algorithms (LSTM). We employed a recent intrusion detection
dataset (DNP3), which focuses on unauthorized commands and Denial of Service (DoS) cyberattacks, to
train and test our model. The results of our experiments show that our CNN-LSTM method is much better
at finding smart grid intrusions than other deep learning algorithms used for classification. In addition,
our proposed approach improves accuracy, precision, recall, and F1 score, achieving a high detection
accuracy rate of 99.50%.
ACEP Magazine edition 4th launched on 05.06.2024Rahul
This document provides information about the third edition of the magazine "Sthapatya" published by the Association of Civil Engineers (Practicing) Aurangabad. It includes messages from current and past presidents of ACEP, memories and photos from past ACEP events, information on life time achievement awards given by ACEP, and a technical article on concrete maintenance, repairs and strengthening. The document highlights activities of ACEP and provides a technical educational article for members.
Literature Review Basics and Understanding Reference Management.pptxDr Ramhari Poudyal
Three-day training on academic research focuses on analytical tools at United Technical College, supported by the University Grant Commission, Nepal. 24-26 May 2024