Submit Search
Upload
Performance Analysis of Junctionless Sonos Memory
•
0 likes
•
35 views
IRJET Journal
Follow
https://irjet.net/archives/V3/i2/IRJET-V3I2247.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 5
Download now
Download to read offline
Recommended
Ultra-thin body SOI MOSFETs: Term Paper_class presentation on Advanced topics...
Ultra-thin body SOI MOSFETs: Term Paper_class presentation on Advanced topics...
prajon
LTCC Overview
LTCC Overview
Steve Dai
EDL2003_RF power silicon-on-glass VDMOSFET
EDL2003_RF power silicon-on-glass VDMOSFET
Steven Theeuwen
Semiconductor overview
Semiconductor overview
Nabil Chouba
Intel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press release
angsikod
High k dielectric
High k dielectric
Anubhav Srivastava
Potential of an ALD compatible ferroelectric
Potential of an ALD compatible ferroelectric
Jonas Sundqvist
Simulation Studies of ZnO Nanowire Field-Effect Transistor
Simulation Studies of ZnO Nanowire Field-Effect Transistor
noelds
Recommended
Ultra-thin body SOI MOSFETs: Term Paper_class presentation on Advanced topics...
Ultra-thin body SOI MOSFETs: Term Paper_class presentation on Advanced topics...
prajon
LTCC Overview
LTCC Overview
Steve Dai
EDL2003_RF power silicon-on-glass VDMOSFET
EDL2003_RF power silicon-on-glass VDMOSFET
Steven Theeuwen
Semiconductor overview
Semiconductor overview
Nabil Chouba
Intel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press release
angsikod
High k dielectric
High k dielectric
Anubhav Srivastava
Potential of an ALD compatible ferroelectric
Potential of an ALD compatible ferroelectric
Jonas Sundqvist
Simulation Studies of ZnO Nanowire Field-Effect Transistor
Simulation Studies of ZnO Nanowire Field-Effect Transistor
noelds
Losses of Slot Mode Devices by Dr.Maithem Salih
Losses of Slot Mode Devices by Dr.Maithem Salih
hussein Jweead
Thick film multilayer microwave circuits for wireless applications
Thick film multilayer microwave circuits for wireless applications
kavindrakrishna
Imaps Nw Ness 4 23 03 Compressed
Imaps Nw Ness 4 23 03 Compressed
eaness
Analog Mixed-Signal Design in FinFET Processes
Analog Mixed-Signal Design in FinFET Processes
Design World
Polymer Waveguide Based Optical Interconnects for High-Speed On-Board Communi...
Polymer Waveguide Based Optical Interconnects for High-Speed On-Board Communi...
Jian Chen
Shulze - Surface and Thin Film Characterization of Superconducting Multilayer...
Shulze - Surface and Thin Film Characterization of Superconducting Multilayer...
thinfilmsworkshop
Nowak NVSMW-ICMTD'08
Nowak NVSMW-ICMTD'08
EtienneNowak
High-Performance In0.75Ga0.25As Implant-Free n-Type MOSFETs for Low Power App...
High-Performance In0.75Ga0.25As Implant-Free n-Type MOSFETs for Low Power App...
ayubimoak
[Erik g. larsson,_petre_stoica]_space-time_block
[Erik g. larsson,_petre_stoica]_space-time_block
thuhienptit2003
Resume analog
Resume analog
tarora1
D tosi cleo_etch
D tosi cleo_etch
Daniele Tosi
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
IJERA Editor
Brownbag Talk 061902
Brownbag Talk 061902
amcknightus
Terahertz trigate transistor
Terahertz trigate transistor
Mrinal Pal
Analog Layout and Process Concern
Analog Layout and Process Concern
asinghsaroj
Matematicas
Matematicas
legosss
Fin Fet Technology by SAMRA
Fin Fet Technology by SAMRA
Bal Partap Singh
Karimanal ectc 2013_chipstacking_final presentation
Karimanal ectc 2013_chipstacking_final presentation
Kamal Karimanal
eDRAM-Crolles_2005
eDRAM-Crolles_2005
David Fraboulet
PhD_Projects_Portfolio
PhD_Projects_Portfolio
Mandar Deshpande, PhD
Review of Relay Processes and Design Optimization for Low Voltage Operation
Review of Relay Processes and Design Optimization for Low Voltage Operation
IRJET Journal
High performance domino full adder design under different body biased technology
High performance domino full adder design under different body biased technology
IAEME Publication
More Related Content
What's hot
Losses of Slot Mode Devices by Dr.Maithem Salih
Losses of Slot Mode Devices by Dr.Maithem Salih
hussein Jweead
Thick film multilayer microwave circuits for wireless applications
Thick film multilayer microwave circuits for wireless applications
kavindrakrishna
Imaps Nw Ness 4 23 03 Compressed
Imaps Nw Ness 4 23 03 Compressed
eaness
Analog Mixed-Signal Design in FinFET Processes
Analog Mixed-Signal Design in FinFET Processes
Design World
Polymer Waveguide Based Optical Interconnects for High-Speed On-Board Communi...
Polymer Waveguide Based Optical Interconnects for High-Speed On-Board Communi...
Jian Chen
Shulze - Surface and Thin Film Characterization of Superconducting Multilayer...
Shulze - Surface and Thin Film Characterization of Superconducting Multilayer...
thinfilmsworkshop
Nowak NVSMW-ICMTD'08
Nowak NVSMW-ICMTD'08
EtienneNowak
High-Performance In0.75Ga0.25As Implant-Free n-Type MOSFETs for Low Power App...
High-Performance In0.75Ga0.25As Implant-Free n-Type MOSFETs for Low Power App...
ayubimoak
[Erik g. larsson,_petre_stoica]_space-time_block
[Erik g. larsson,_petre_stoica]_space-time_block
thuhienptit2003
Resume analog
Resume analog
tarora1
D tosi cleo_etch
D tosi cleo_etch
Daniele Tosi
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
IJERA Editor
Brownbag Talk 061902
Brownbag Talk 061902
amcknightus
Terahertz trigate transistor
Terahertz trigate transistor
Mrinal Pal
Analog Layout and Process Concern
Analog Layout and Process Concern
asinghsaroj
Matematicas
Matematicas
legosss
Fin Fet Technology by SAMRA
Fin Fet Technology by SAMRA
Bal Partap Singh
Karimanal ectc 2013_chipstacking_final presentation
Karimanal ectc 2013_chipstacking_final presentation
Kamal Karimanal
eDRAM-Crolles_2005
eDRAM-Crolles_2005
David Fraboulet
PhD_Projects_Portfolio
PhD_Projects_Portfolio
Mandar Deshpande, PhD
What's hot
(20)
Losses of Slot Mode Devices by Dr.Maithem Salih
Losses of Slot Mode Devices by Dr.Maithem Salih
Thick film multilayer microwave circuits for wireless applications
Thick film multilayer microwave circuits for wireless applications
Imaps Nw Ness 4 23 03 Compressed
Imaps Nw Ness 4 23 03 Compressed
Analog Mixed-Signal Design in FinFET Processes
Analog Mixed-Signal Design in FinFET Processes
Polymer Waveguide Based Optical Interconnects for High-Speed On-Board Communi...
Polymer Waveguide Based Optical Interconnects for High-Speed On-Board Communi...
Shulze - Surface and Thin Film Characterization of Superconducting Multilayer...
Shulze - Surface and Thin Film Characterization of Superconducting Multilayer...
Nowak NVSMW-ICMTD'08
Nowak NVSMW-ICMTD'08
High-Performance In0.75Ga0.25As Implant-Free n-Type MOSFETs for Low Power App...
High-Performance In0.75Ga0.25As Implant-Free n-Type MOSFETs for Low Power App...
[Erik g. larsson,_petre_stoica]_space-time_block
[Erik g. larsson,_petre_stoica]_space-time_block
Resume analog
Resume analog
D tosi cleo_etch
D tosi cleo_etch
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
Brownbag Talk 061902
Brownbag Talk 061902
Terahertz trigate transistor
Terahertz trigate transistor
Analog Layout and Process Concern
Analog Layout and Process Concern
Matematicas
Matematicas
Fin Fet Technology by SAMRA
Fin Fet Technology by SAMRA
Karimanal ectc 2013_chipstacking_final presentation
Karimanal ectc 2013_chipstacking_final presentation
eDRAM-Crolles_2005
eDRAM-Crolles_2005
PhD_Projects_Portfolio
PhD_Projects_Portfolio
Similar to Performance Analysis of Junctionless Sonos Memory
Review of Relay Processes and Design Optimization for Low Voltage Operation
Review of Relay Processes and Design Optimization for Low Voltage Operation
IRJET Journal
High performance domino full adder design under different body biased technology
High performance domino full adder design under different body biased technology
IAEME Publication
Ijetcas14 647
Ijetcas14 647
Iasir Journals
A proposal and simulation analysis for a novel architecture of gate-all-aroun...
A proposal and simulation analysis for a novel architecture of gate-all-aroun...
IJECEIAES
A coupled-line balun for ultra-wideband single-balanced diode mixer
A coupled-line balun for ultra-wideband single-balanced diode mixer
TELKOMNIKA JOURNAL
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET Journal
Design of Nanoscale 3-T DRAM using FinFET
Design of Nanoscale 3-T DRAM using FinFET
IOSR Journals
Fabrication and Analysis of Amorphous Silicon TFT
Fabrication and Analysis of Amorphous Silicon TFT
IJECEIAES
IRJET- Synchronization Scheme of MIMO-OFDM using Monte Carlo Method
IRJET- Synchronization Scheme of MIMO-OFDM using Monte Carlo Method
IRJET Journal
Patented way to create Silicon Controlled Rectifiers in SOI technology
Patented way to create Silicon Controlled Rectifiers in SOI technology
Sofics
Comparative analysis of technology advancement from single gate to multi gate...
Comparative analysis of technology advancement from single gate to multi gate...
eSAT Journals
VCSELs.pdf
VCSELs.pdf
tienanhtruong
Geometric and process design of ultra-thin junctionless double gate vertical ...
Geometric and process design of ultra-thin junctionless double gate vertical ...
IJECEIAES
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
IJERA Editor
Kg3418451855
Kg3418451855
IJERA Editor
Enhanching memory performance in silicon nitride-based charge trapping memory...
Enhanching memory performance in silicon nitride-based charge trapping memory...
Pabna University of Science and Technology
Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology U...
Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology U...
IJERA Editor
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
VLSICS Design
Layout Design Analysis of SR Flip Flop using CMOS Technology
Layout Design Analysis of SR Flip Flop using CMOS Technology
IJEEE
Segmentation of Overlapped and Touching Human Chromosome images
Segmentation of Overlapped and Touching Human Chromosome images
IOSR Journals
Similar to Performance Analysis of Junctionless Sonos Memory
(20)
Review of Relay Processes and Design Optimization for Low Voltage Operation
Review of Relay Processes and Design Optimization for Low Voltage Operation
High performance domino full adder design under different body biased technology
High performance domino full adder design under different body biased technology
Ijetcas14 647
Ijetcas14 647
A proposal and simulation analysis for a novel architecture of gate-all-aroun...
A proposal and simulation analysis for a novel architecture of gate-all-aroun...
A coupled-line balun for ultra-wideband single-balanced diode mixer
A coupled-line balun for ultra-wideband single-balanced diode mixer
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
Design of Nanoscale 3-T DRAM using FinFET
Design of Nanoscale 3-T DRAM using FinFET
Fabrication and Analysis of Amorphous Silicon TFT
Fabrication and Analysis of Amorphous Silicon TFT
IRJET- Synchronization Scheme of MIMO-OFDM using Monte Carlo Method
IRJET- Synchronization Scheme of MIMO-OFDM using Monte Carlo Method
Patented way to create Silicon Controlled Rectifiers in SOI technology
Patented way to create Silicon Controlled Rectifiers in SOI technology
Comparative analysis of technology advancement from single gate to multi gate...
Comparative analysis of technology advancement from single gate to multi gate...
VCSELs.pdf
VCSELs.pdf
Geometric and process design of ultra-thin junctionless double gate vertical ...
Geometric and process design of ultra-thin junctionless double gate vertical ...
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
Kg3418451855
Kg3418451855
Enhanching memory performance in silicon nitride-based charge trapping memory...
Enhanching memory performance in silicon nitride-based charge trapping memory...
Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology U...
Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology U...
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
Layout Design Analysis of SR Flip Flop using CMOS Technology
Layout Design Analysis of SR Flip Flop using CMOS Technology
Segmentation of Overlapped and Touching Human Chromosome images
Segmentation of Overlapped and Touching Human Chromosome images
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
Asst.prof M.Gokilavani
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
KurinjimalarL3
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
Tsuyoshi Horigome
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes examples
Dr. Gudipudi Nageswara Rao
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
DeelipZope
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Dr.Costas Sachpazis
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
VICTOR MAESTRE RAMIREZ
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Low Rate Call Girls In Saket, Delhi NCR
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
GDSCAESB
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
misbanausheenparvam
Internship report on mechanical engineering
Internship report on mechanical engineering
malavadedarshan25
power system scada applications and uses
power system scada applications and uses
DevarapalliHaritha
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
me23b1001
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
hassan khalil
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
KartikeyaDwivedi3
Past, Present and Future of Generative AI
Past, Present and Future of Generative AI
abhishek36461
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
NikhilNagaraju
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
dollysharma2066
Recently uploaded
(20)
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes examples
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
Internship report on mechanical engineering
Internship report on mechanical engineering
power system scada applications and uses
power system scada applications and uses
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
Past, Present and Future of Generative AI
Past, Present and Future of Generative AI
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Performance Analysis of Junctionless Sonos Memory
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 03 Issue: 02 | Feb-2016 www.irjet.net p-ISSN: 2395-0072 © 2016, IRJET | Impact Factor value: 4.45 | ISO 9001:2008 Certified Journal | Page 1381 PERFORMANCE ANALYSIS OF JUNCTIONLESS SONOS MEMORY Shoaib Anwar Ansari, Divyanshu Rao, Ravi Mohan Research Scholar, Shri Ram Institute of Technology Jabalpur, M.P.,India Assistant Professor, Dept. of Electronics & Comm. Engg., Shri Ram Institute of Technology Jabalpur, M.P.,India Professor, Dept. of Electronics & Comm. Engg., Shri Ram Institute of Technology Jabalpur, M.P.,India ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - This paper presents the performance analysis of a junctionless (JL) flash memory built on bulk substrate wafer and its comparison with the silicon-on-insulator (SOI) counterpart. The extensive two dimensional simulations have been performed on both type of memory device and their characteristics are compared and discussed in detail. The effects on device characteristics, due to physical and electrical parameter variations in the memory device, have been elaborated. Bulk doping parameter can be used as one of the tuning parameter to achieve the required memory performance. Key Words : Silicon-On-Insulator (SOI), Fowler- Nordhiem (FN), Shockley-Read-Hall (SRH), Junctionless (JL), Silicon-Oxide-Nitride-Oxide-Silicon (SONOS), Technology Computer Aided Design (TCAD), Silicon Nanowire (Si-NW), Equivalent Oxide Thickness (EOT). 1. INTRODUCTION The non-volatile flash memory device can be fabricated on either p-type silicon substrate (termed as ’bulk’) or on the silicon-on-insulatorsubstrate.Theperformanceofthedevice is different for different kind of substrate and the choice of device substrate depends on the advantage of one over the other. The implementation cost of device on bulk-silicon wafer is economical than the SOI wafer. So, it is effective to fabricate the device on bulk wafer to reduce the device substrate cost and to maintain the minimum memory fabrication cost. Moreover,thebulk wafercompatibility with the industry fabrication process flow is better and the scalability of device is easier [1]. But the SOI wafer provides easier realization of device having minimum parasitic junction capacitance. It helps in easy isolation to allow higher integration for better chip density. The investigation on the device performance built over any one of the substrate is carried out using 2-D device simulation to evaluate the programand erasecharacteristics of both devices while maintaining similardevicedimensions and parameter values during simulation. Moreover,thebulk substrate type device metrics such as program/erase (P/E) efficiency, at different substrate (Nbulk) andnanowiredoping (NWdop) have been analyzed and it can be used as one of the memory window optimization parameter. First, we carried out 2-D numerical simulation using commercial Silvaco TCAD tool to investigate the accurate simulation results of both bulk and SOI based JL SONOS at nanoscale device dimensions. The simulation is carried out using Fowler-Nordhiem (FN) tunneling, drift-diffusion transport model, Shockley-Read-Hall (SRH) trapping/detrappingmodel,Poole-Frenkel andtrapdynamic models. The tunneling and blocking oxide layers in the gate stack are considered as a pure tunnel barrier(withouttraps) for simplicity. Uniformly distributed traps are located throughout the silicon nitride region for the charge storage. The parameter values for different models incorporated in simulation are listed in Table 1. Table 1: List of parameters for simulation Parameters Value SiO2 relative dielectric constant 3.9 Si3 N4 relative dielectric constant 7.5 Si relative dielectric constant 11.8 SiO2 electron affinity 0.9eV Si3N4 electron affinity 2.6eV Si electron affinity 4.05eV SiO2 band gap 9.0eV Si3N4 band gap 5.3eV Si band gap 1.12eV SiO2 effective mass 0.4mo Si3N4 effective mass 0.4mo Gate work function 5.25eV Si3N4 electron/hole trap energy 1.5eV Si3N4 electron/hole trap cross section 1.e-10 cm-2 Si3N4 electron trap density 1.e+20 cm-3 Figure 1(a) and 1(b)presentsthesimulateddevicestructure of n-channel JL SONOS with bulk and SOI substrate, respectively. In figure 1(a), the n-type silicon nanowire (Si- NW) of thickness (Tb) 10 nm is made over the p-type silicon substrate (bulk) having dopingconcentration(Nbulk)equal to 1 × 1018 cm-3 unless otherwise specified. At thetopofthe Si- NW, the gate stack consists of tunnel oxide (SiO2), silicon nitride (Si3N4) and top control oxide (SiO2) having widths 2 nm, 5 nm and 5 nm, respectively. Figure 4.1(b) shows the SOI JL SONOS structure with the same device dimensions as
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 03 Issue: 02 | Feb-2016 www.irjet.net p-ISSN: 2395-0072 © 2016, IRJET | Impact Factor value: 4.45 | ISO 9001:2008 Certified Journal | Page 1382 depicted in figure 1(a). It has a buried oxide (BOX) isolation layer between the bulk and the Si-NW of thickness (Tsi) 10 nm. Both the devices have uniform n-type doping i.e. source, drain and channel are doped with same concentration of 1 X 1019 cm-3 and have gate stack with the equivalent oxide thickness (EOT) of 9.6nm, which is calculated byequationas follows: where, Tbox, Tn, Ttox = bottom oxide, nitride and top oxide thickness, respectively and ϵox, ϵn = dielectric constants of oxideandnitride,respectively. For highly doped Si-NW channel, it often requires the gate electrode with a high work function value so as to obtain the desirable threshold voltage. Hence, the p-type polysilicon material is used as the gate electrode in both the devices. The source and drain contacts are also taken as a polysilicon material. Figure 1: Schematic representation of the (a) JL bulk SONOS and the (b) JL SOI SONOS, respectively. Tb=Tsi= 10 nm, Lg= 100 nm, Nsi-NW = 1 X 1019 cm-3 (uniform doping), Nbulk = 1 X 1018 cm-3 (p-type), O/N/O = 2/5/5 nm. The program and erase mechanisms were performed using FN tunneling to obtain the memory performance characteristics. In the programming process, the source, drain and substrate terminals are grounded and higher positive stress voltage (Vgp) is applied to the gate which induces large electric field across tunnel oxide and assists the carriers to tunnel from the channel to the nitride layer. To erase the device, first it is programmed for 100 ms to obtain a desired value of threshold voltage shift relative to un-programmed (fresh) device. Then, a negative bias is applied to the gate with the source/drain (S/D) and substrate terminal remains grounded. Thethresholdvoltage variation depends on the applied gate bias and the program time which in turn causes the corresponding changes in the electric field across the tunneling and blocking oxide layers. It reveals that the JL device exhibits efficient program characteristics due to higher electron concentration in the channel region, but it suffers from slower erase speeddueto reduced hole concentration in the channel region [2], which makes it suitable for the improved memory performance as compared to conventional SONOS device. 2. SIMULATION & RESULT This section would deal with the program and erase characteristics of both the device built on bulk and SOI silicon wafer. The variation of the thresholdvoltagefor different time is observed and performance comparison is done with its counterpart device. 4.3.1 Transfer Characteristics The transfer characteristics (Id-Vgs) of both SONOS device at fresh and programmed state with Vgp= 14 V are shown in figure 2 and 3 with the nanowire width of 10 nm and doping value of 1 X 1019 cm-3. Figure 2: Id-Vg characteristics of planar JL bulk SONOS memory (Lg= 100 nm and Tb= 10 nm) at the gate bias voltage Vgp=14 V, O/N/O=2/5/5 nm. Figure 3: Id--Vg characteristics of planar JL SOI SONOS memory (Lg= 100 nm and Tb= 10 nm) at the gate bias voltage Vgp=14 V, O/N/O=2/5/5 nm This would help in calculating the total threshold voltage (Vth) shift during specified program time at a particular gate voltage. The difference between the Vth value of the programmed and the fresh device is referred as memory window of the device and it should be large enough to distinguish two different logic level. Higher memorywindow value also makes the possibility of multi bit information storage in a memory cell. It can be seen that all the transfer
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 03 Issue: 02 | Feb-2016 www.irjet.net p-ISSN: 2395-0072 © 2016, IRJET | Impact Factor value: 4.45 | ISO 9001:2008 Certified Journal | Page 1383 curves shift in parallel during programming for the charging time of 10 ms to obtain the memory window of 7.1 V and 5.9 V for the SOI and bulk devices, respectively. The SOI device offer large memory window and can be utilized for multi- level storage as compared to bulk. 4.3.2 Program Operation In this section, the typical performance metrics like program characterization is discussed for the JL memory device built on SOI and bulk substrate. The memory devices with the channel length (Lg) of 100 nm, Oxide-Nitride-Oxide (O/N/O) stack thickness of 2/5/5 nm and Tsi=Tb= 10 nm are employed in the analysis. Figure4and5showthevariationof threshold voltage shift with the program time at gate bias voltages (Vgp) ranging from +10V to +14V for SOI and bulk substrate, respectively. Figure 4: Programming characteristics of planar JL SOI SONOS (Lg= 100 nm and Tsi=10 nm) at different gate bias voltage (Vgp), O/N/O=2/5/5 nm. Figure 5: Programming characteristics of planar JL bulk SONOS memory (Lg= 100 nm and Tb= 10nm)atdifferentgate bias voltage (Vgp), O/N/O=2/5/5 nm. It can be analyzed that the SOI substrate device exhibits a greater Vth shift of 8.8 V in 100 ms at a gate voltage of +14 V ascompared to 7.2 V for same program timeandgatevoltage for the bulk counterpart. It has been noticed that during programming of eachgate bias, the bulk substrate device depicts lower threshold voltage shift as compared to the SOI counterpart. Such observation might be related to the effective “active channel layer” thickness that reduces due to the induced depletion region at channel/substrate junction [3]. As a result, the net electron concentration will be reducedandtheprogramming performance is affected. The variation of electron concentration along the channel area from top to bottom (bottom of ONO stack to top of the substrate) is shown in figure 6 for both type of substrate. Figure 6 shows constant electron concentration in channel area for SOI but in case bulk substrate case, the electron concentration goes on decreasing with the increase in distance. This variation is due to the diffusion across the bulk (p- type) substrate and highly doped channel area. On the other hand, in SOI there is no junction formation between channel and substrate which follows that the carrier concentration would remain constant in channel area. This would improve the threshold voltage shift that is attributed to the higher electron carrier concentration intheconductionbandofNW- channel, which results in increasingthetunnelingprobability of electrons into the trapping layer (nitride)[4].Hence,faster programming with enhanced program memory window is obtainedforSOIsubstrate.Moreover,theminimumthreshold voltage shift that we have achieved for SOI substrate is 20% more when compared to that of bulk substrate device. Figure 6: Electron concentration in the vertical direction along the channel area from gate to substrate for SOI and bulk substrate respectively. 4.3.3 Erase operation Figure 7 and 8 represent the erase properties of SOI and bulk JL SONOS, respectively, which shows the variation of threshold voltage shift with the erasing transient time at different gatestress voltages (Vge). Inordertostudytheerase behavior, the memory cell is first programmed with the gate voltage (Vgp) of 14 V for 100 ms duration to reach at the particular Vth shift level i.e. 2.0 V for SOI and 4.5 V for bulk
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 03 Issue: 02 | Feb-2016 www.irjet.net p-ISSN: 2395-0072 © 2016, IRJET | Impact Factor value: 4.45 | ISO 9001:2008 Certified Journal | Page 1384 and then the erasing characteristics are obtainedbyapplying negative gate voltages (Vge) ranging from -10 V to -12 V for time span of 0.1 μs to 100 ms. In every JL SONOS devices, the electron detrapping and hole injection mechanism are the major constituents of the erasing current, which is mainly affected due to the band alignment positions. It clearly noticed that, up to 1.0 ms erase time, the bulk type device exhibits faster erasing speed than the SOI counterparts. Afterwards, it is evident that the difference in erasing speed between the two devices is not as remarkable. It is due to the change in net concentration of holes on Si-NW channel when the p-type bulk is introduced. The diffusion due to concentration gradient between bulk and channel improves net hole concentration in Si-NWchannelandhence erase phenomena is quite fast in bulk. Moreover, the erasing characteristics of SOI type device shows the weak dependencies on the applied erase gate voltage. Figure 7: Erase properties of planar JL SOI SONOS memory cell. (Lg= 100 nm and Tsi= 10 nm) at different gate erase voltage (Vge). Figure 8: Erase properties of planar JL bulk SONOS memory cell (Lg= 100 nm and Tb= 10 nm) at different gate erase voltage (Vge). 4.3.4 Retention Characteristics The one most prominent feature of the memory device is the retention characteristics, which indicates about the lifetime of the stored information. Higher the retention time higher would be its charge retaining capacity. With the span of time, when the memory is kept in idle state after its programming, the storedchargesgetreducedasthetimegets elapsed. It is due to the leakages of stored charge throughthe defected oxide layers above and below the charge trapping layer. Figure 9 shows the retentioncharacteristicsofboththe devices under same programming and retention testing conditions. The device is first charged with the gate voltage Vgp= 14 V applied for 100 ms and then all the terminals remained open to analyze the discharging property.Boththe device shows almost same discharging behavior, which indicates that the substrate alteration could not affect the retention time of the memory device. The retention mainly depends on the tunnel oxide thickness and the band offset values of the Si and Oxidematerials. Asa result, the retention characteristics does not have any dependency on different substrate wafer type. Figure 9: Retention characteristics of both type of planar JL SONOS memory device (Lg= 100 nm and Tb= 10 nm),when first program at Vgp= 14 V for 100 ms and then open S/D and substrate terminals. After the comparative study of program, erase and retention characteristics of both type of SONOS memory, the further section would discuss about the effect of Bulk substrate and nanowire channel doping on the program properties of the memory device. 4.3.5 Bulk Doping Sensitivity In order to investigate the effect of the substrate doping (Nbulk) on the Vth variation, the Vth shift and program time at a stress voltage Vgp = 14 V was obtained as shown in figure 10, by varying the doping concentration of the substrateranging from 6 X 1016 cm-3 to 9 X 1017 cm-3 . It can be clearly marked that the higher bulk doping shows lower threshold voltage shift. At the doping of 9 X 1017 cm-3, the Vth shift is about 7.2 V for 100 ms charging time and the doping of 6 X 1016 cm-3 gives 8.0 V Vth shift, which is approximately 11% higher. The possible reason for this Vth deviation in the bulk device could be ascribed to the diffusion of carriers towards the channel area from the substrate end, which tends to reduce the net
5.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 03 Issue: 02 | Feb-2016 www.irjet.net p-ISSN: 2395-0072 © 2016, IRJET | Impact Factor value: 4.45 | ISO 9001:2008 Certified Journal | Page 1385 electron density in the channel area. As a result, the total thresholdvoltageshiftdecreases,andhencememorywindow gets reduced. In this way, the P/E window can be optimized according to the doping concentration. Figure 10: Program characteristics of planar JL bulk SONOS memory (Lg= 100 nm and Tb= 10 nm) at different substratedoping concentration (6 X 1016cm-3 to9X1017cm-3 ). The positive gate voltage (Vgp = 14 V) is applied while maintaining the S/D at the ground potentialforFNtunneling. 4.3.6 Nanowire doping effects on Threshold voltageshift Figure 11 illustrates the Program characteristics of the SOI memory cell to analyze the impact of Si-NW doping concentration on the Vth shift. The device is programmed at two different gatestress voltages of +12 V and +14Vwiththe channel doping of 5 X 1018 cm-3 and 1 X 1019 cm-3 at a fixed NW width of 10 nm. It can be observed that the higher NW doping concentration exhibits quiet larger threshold voltage shift at both the gate stress voltages. Higher doping provides abundance of carriers in the channel region to enhance the electron tunneling probability and hence leads to better programming efficiency. Figure 11: ProgramcharacteristicsofplanarJLSOISONOS memory (Lg= 100 nm and Tb= 10 nm) at two different nanowire doping concentration (5 X 1018 cm-3 to 1 X 1019 cm- 3). The positive gate voltage (Vgp = 12 V and Vgp = 14 V) is applied while maintaining the S/D at thegroundpotentialfor FN tunneling. At the end, chapter concludes with the investigation of P/E characteristics of JLNW SONOS device with SOIandbulk substrate. The results of 2-D device simulation have compared the SOI device with the bulk counterpart. The SOI devices exhibits faster programming behavior and can be operated with a much reduced programvoltage.Ontheother hand the erase performanceofbulksubstrateoveraspecified erase time is quiet faster in bulk. Additionally, in bulk type SONOS, the effective channel thickness is reduced due to the formation of channel/substrate junction. One additional parameter i.e. substrate doping concentration (Nbulk) can be adjusted to get optimized memory device performance in case of bulk. Moreover, the affect of NW doping on program characteristics have been discussed for the bulk type device. 3. CONCLUSIONS The JL memory device has been built over silicon bulk (p- type) and its comparison with SOI type SONOS device has been discussed in detail and have made the following conclusions: (a) SOI device shows better program performance with higher threshold voltage shift, (b) The erasing is efficiently done with the bulk type device, i.e. the device can be fully erased due to more hole concentration, and (c) The retention is same for both type because the retention mainly depends on the ONO stack width and it is considered same for both devices. These parameters would be adjusted so as to make the device performance efficient. REFERENCES [1] Jiunn-Ren Hwang, Tsung-Lin Lee, Huan-Chi Ma;20nm Gate bulkFinFET SONOS Flash; IEEE , 2005 . [2] Kai Su, Tzu-I Tsai, Chun-Jung Su, Horng-Chih Lin, & TiaoYuan Huang;Fabrication and Characterization of a Junctionless SONOS Transistor with Poly-Si Nanowire Channels; Nanoelectronics Conference (INEC), 2011. [3] S. Gundapaneni S. Ganguly, Anil Kottantharayil; Bulk Planar Junctionless Transistor (BPJLT):An Attractive Device Alternative for Scaling; IEEE Electron Device Letters, vol. 32, no. 3, March 2011. [4] Chun-Jung Su, Tuan-Kai Su,Tzu-ITsai,Tiao-YuanHuang, and Horng-Chih Lin; A junctionless SONOS nonvolatile memory device constructed within situ-doped polycrystalline silicon nanowires; Nanoscale Research Letters, 2012
Download now