SlideShare a Scribd company logo
1 of 1
Download to read offline
SHANTANU TELHARKAR
San Jose, California | shantanu.telharkar@sjsu.edu | linkedin.com/in/shantanutel | +1 (669)-236-9423
Education:
SAN JOSE STATE UNIVERSITY (GPA: 3.7/4.0) JAN 2016 - DEC 2017 (EXPECTED)
 Master of Science in Electrical Engineering. Specialization: Digital Systems and Logic Design.
 Coursework: SOC Design and Verification with System Verilog, UVM, ASIC CMOS Design, Advanced Computer
Architecture, Embedded SOC Design, Digital Design and Synthesis.
UNIVERSITY OF MUMBAI (GPA: 3.53/4.0) AUG 2011 - JUNE 2015
 Bachelor of Science in Electronics Engineering.
Experience:
FPGA DESIGN INTERN | ATRIA LOGIC | SUNNYVALE, CALIFORNIA FEB 2017 – MAY 2017
 Incorporating SSD controllers on FPGA for enabling the SSD device to communicate with NVMe over fabrics protocol.
 Responsible for hardware block design in Xilinx Vivado, Board bring up (boot Linux) and bare metal tests in Xilinx SDK.
 Achieved Linux boot up successfully with PCIe rootport and 25GMAC Ethernet port.
 Device: Xilinx MPSoC Ultrascale+.
 Software tools: Xilinx Vivado, Xilinx SDK and PetaLinux Tool.
FPGA DESIGN INTERN | INTERFACE DESIGN ASSOCIATES PRIVATE LIMITED | MUMBAI, INDIA MAY 2014 – AUG 2014
 FPGA Implementation of a stepper motor controller with SPI bus protocol.
 Device: Xilinx Spartan-6. Software tool: Xilinx ISE. Complete FPGA Design Cycle was learnt from this internship.
Projects:
Automated sequence generator for code coverage maximization (Python scripting, On going) May 2017
o Developing Python based automated UVM sequence generator that maximizes coverage of a specific family of DUTs.
Bus master for network on chip (SystemVerilog) Aug 2016
o Developed a network on chip interface for a CRC generator machine.
o Developed a bus master that communicates with external memory to fetch data and generate CRC code for it.
o The CRC block was embedded inside this bus mater. Communicates on an 8-bit custom bus protocol.
Floating point adder & multiplier (Verilog) March 2016
o This RTL design performs Box-Muller transform on two random inputs uniformly distributed (0 to 1).
o The sine and square root values required for the Box-Muller transform were pulled from a lookup table.
o Multiplication and addition was done in a pipelined fashion using floating point adder and multiplier.
Sobel filter with OpenMP acceleration (C, Xilinx Zynq-7000 FPGA) Dec 2016
o Implemented a Sobel Filter to detect edges in an image using Xilinx Zynq board in C language.
o Accelerated it using OpenMP compiler directives. Speed gain: 2.5x.
Motion estimation on ARM NEON SIMD processor (C, Xilinx Zynq-7000 FPGA) Nov 2016
o Implemented motion estimator using SAD (Sum of absolute differences) on ARM NEON SIMD processor (Xilinx Zynq).
o Accelerated it using ARM vector optimizations. Speed gain: 5.3x.
Sobel Filter (MATLAB) May 2016
o Implemented a Sobel filter in MATLAB to detect edges of an image.
Research Publication:
FPGA Implementation of Motion Control Interface (Verilog, Xilinx Spartan-6 FPGA) May - Aug 2014
o Developed an FPGA Slave precise stepper motor controller that takes instructions from a master (typically a
microprocessor). It communicates over SPI protocol and has arrangements to control 8 motors at a time.
Technical Skills:
Programming languages and HDLs: C, C++, Verilog, VHDL, SystemVerilog, Assembly Language, Python, Tcl, Embedded C.
Skills: AHB, I2C, UART, PCIe, SPI, APB | Libraries and Extensions: OpenMP, OpenACC, MPI, UVM.
Tools: Xilinx Vivado, Xilinx SDK, Synopsys VCS Simulator, Altera Quartus, Linux/UNIX command line, GVIM, MATLAB.
Key skills: Logic optimization, Functional verification, Coverage analysis, ASIC Design, DFT, Static Timing Analysis (STA).

More Related Content

What's hot

2016 IEEE VLSI TITES FROM MSR PROJECTS-9581464142
2016 IEEE VLSI TITES FROM MSR PROJECTS-95814641422016 IEEE VLSI TITES FROM MSR PROJECTS-9581464142
2016 IEEE VLSI TITES FROM MSR PROJECTS-9581464142MSR PROJECTS
 
Coco co-desing and co-verification of masked software implementations on cp us
Coco   co-desing and co-verification of masked software implementations on cp usCoco   co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp usRISC-V International
 
Tech talk with Antmicro - Building an open source system verilog ecosystem
Tech talk with Antmicro - Building an open source system verilog ecosystemTech talk with Antmicro - Building an open source system verilog ecosystem
Tech talk with Antmicro - Building an open source system verilog ecosystemRISC-V International
 
Ripes: Teaching Computer Architecture Through Visual and Interactive Simulators
Ripes: Teaching Computer Architecture Through Visual and Interactive SimulatorsRipes: Teaching Computer Architecture Through Visual and Interactive Simulators
Ripes: Teaching Computer Architecture Through Visual and Interactive SimulatorsRISC-V International
 
RISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V 30910 kassem_ summit 2020 - so_c_genRISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V 30910 kassem_ summit 2020 - so_c_genRISC-V International
 
Fpg as 9 abstract
Fpg as 9 abstractFpg as 9 abstract
Fpg as 9 abstractRameez Raja
 
Gayathri_Physical_Design_Intel
Gayathri_Physical_Design_IntelGayathri_Physical_Design_Intel
Gayathri_Physical_Design_Intelgaya3vijay
 
CFD and FPGAs
CFD and FPGAsCFD and FPGAs
CFD and FPGAsgacaffe
 
cover_letter_resume
cover_letter_resumecover_letter_resume
cover_letter_resumevavendan
 
Summer Research Project. Final Presentation 2013
Summer Research Project. Final Presentation 2013Summer Research Project. Final Presentation 2013
Summer Research Project. Final Presentation 2013Ojaswa Anand
 
Resume Digital & Analog
Resume Digital & AnalogResume Digital & Analog
Resume Digital & AnalogVenu Naik K
 
resume_aditya_gujja_03
resume_aditya_gujja_03resume_aditya_gujja_03
resume_aditya_gujja_03Aditya Gujja
 

What's hot (19)

resume_RAVI
resume_RAVIresume_RAVI
resume_RAVI
 
2016 IEEE VLSI TITES FROM MSR PROJECTS-9581464142
2016 IEEE VLSI TITES FROM MSR PROJECTS-95814641422016 IEEE VLSI TITES FROM MSR PROJECTS-9581464142
2016 IEEE VLSI TITES FROM MSR PROJECTS-9581464142
 
Coco co-desing and co-verification of masked software implementations on cp us
Coco   co-desing and co-verification of masked software implementations on cp usCoco   co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp us
 
Tech talk with Antmicro - Building an open source system verilog ecosystem
Tech talk with Antmicro - Building an open source system verilog ecosystemTech talk with Antmicro - Building an open source system verilog ecosystem
Tech talk with Antmicro - Building an open source system verilog ecosystem
 
Ripes: Teaching Computer Architecture Through Visual and Interactive Simulators
Ripes: Teaching Computer Architecture Through Visual and Interactive SimulatorsRipes: Teaching Computer Architecture Through Visual and Interactive Simulators
Ripes: Teaching Computer Architecture Through Visual and Interactive Simulators
 
Resume_Gautham
Resume_GauthamResume_Gautham
Resume_Gautham
 
Ramesh resume
Ramesh resumeRamesh resume
Ramesh resume
 
Resume srishail upadhye
Resume srishail upadhyeResume srishail upadhye
Resume srishail upadhye
 
CV_Swapnil_Deshmukh
CV_Swapnil_DeshmukhCV_Swapnil_Deshmukh
CV_Swapnil_Deshmukh
 
RISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V 30910 kassem_ summit 2020 - so_c_genRISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V 30910 kassem_ summit 2020 - so_c_gen
 
Fpg as 9 abstract
Fpg as 9 abstractFpg as 9 abstract
Fpg as 9 abstract
 
Gayathri_Physical_Design_Intel
Gayathri_Physical_Design_IntelGayathri_Physical_Design_Intel
Gayathri_Physical_Design_Intel
 
CFD and FPGAs
CFD and FPGAsCFD and FPGAs
CFD and FPGAs
 
cover_letter_resume
cover_letter_resumecover_letter_resume
cover_letter_resume
 
Summer Research Project. Final Presentation 2013
Summer Research Project. Final Presentation 2013Summer Research Project. Final Presentation 2013
Summer Research Project. Final Presentation 2013
 
Linux on RISC-V
Linux on RISC-VLinux on RISC-V
Linux on RISC-V
 
Qiang Yu
Qiang Yu  Qiang Yu
Qiang Yu
 
Resume Digital & Analog
Resume Digital & AnalogResume Digital & Analog
Resume Digital & Analog
 
resume_aditya_gujja_03
resume_aditya_gujja_03resume_aditya_gujja_03
resume_aditya_gujja_03
 

Viewers also liked

Viewers also liked (12)

Deron W - Resume
Deron W - ResumeDeron W - Resume
Deron W - Resume
 
Jia Shi Resume 1-7
Jia Shi Resume 1-7Jia Shi Resume 1-7
Jia Shi Resume 1-7
 
Resume
ResumeResume
Resume
 
Updated resume
Updated resumeUpdated resume
Updated resume
 
Shantanu telharkar july 2015
Shantanu telharkar  july 2015Shantanu telharkar  july 2015
Shantanu telharkar july 2015
 
murali-resume
murali-resumemurali-resume
murali-resume
 
CV_Akhil Ranga
CV_Akhil RangaCV_Akhil Ranga
CV_Akhil Ranga
 
Vijay-CV
Vijay-CVVijay-CV
Vijay-CV
 
CV1_Manuela_Bucci
CV1_Manuela_BucciCV1_Manuela_Bucci
CV1_Manuela_Bucci
 
N20170307 al 13 iglesia internacional
N20170307 al 13  iglesia internacionalN20170307 al 13  iglesia internacional
N20170307 al 13 iglesia internacional
 
DannyThomas - CV
DannyThomas - CVDannyThomas - CV
DannyThomas - CV
 
new resume 2
new resume 2new resume 2
new resume 2
 

Similar to Shantanu's Resume

Hari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna
 
Punit_Shah_resume
Punit_Shah_resumePunit_Shah_resume
Punit_Shah_resumePunit Shah
 
Punit_Shah_resume
Punit_Shah_resumePunit_Shah_resume
Punit_Shah_resumePunit Shah
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedChili.CHIPS
 
Ankita_Harmalkar_resume_electrical_fulltime1
Ankita_Harmalkar_resume_electrical_fulltime1Ankita_Harmalkar_resume_electrical_fulltime1
Ankita_Harmalkar_resume_electrical_fulltime1Ankita Harmalkar
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05Oliver Stone
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionPersiPersi1
 
CV-RENJINIK-27062016
CV-RENJINIK-27062016CV-RENJINIK-27062016
CV-RENJINIK-27062016Renjini K
 
MANOJ_H_RAO_Resume
MANOJ_H_RAO_ResumeMANOJ_H_RAO_Resume
MANOJ_H_RAO_ResumeManoj Rao
 
⭐⭐⭐⭐⭐ CHARLA FIEC: Monitoring of system memory usage embedded in #FPGA
⭐⭐⭐⭐⭐ CHARLA FIEC: Monitoring of system memory usage embedded in #FPGA⭐⭐⭐⭐⭐ CHARLA FIEC: Monitoring of system memory usage embedded in #FPGA
⭐⭐⭐⭐⭐ CHARLA FIEC: Monitoring of system memory usage embedded in #FPGAVictor Asanza
 
Resume_Aney N Khatavkar
Resume_Aney N KhatavkarResume_Aney N Khatavkar
Resume_Aney N KhatavkarAney Khatavkar
 
Resume_Aney N Khatavkar
Resume_Aney N KhatavkarResume_Aney N Khatavkar
Resume_Aney N KhatavkarAney Khatavkar
 

Similar to Shantanu's Resume (20)

Hari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna Vetsa Resume
Hari Krishna Vetsa Resume
 
Punit_Shah_resume
Punit_Shah_resumePunit_Shah_resume
Punit_Shah_resume
 
Punit_Shah_resume
Punit_Shah_resumePunit_Shah_resume
Punit_Shah_resume
 
Resume_Srivatsa
Resume_SrivatsaResume_Srivatsa
Resume_Srivatsa
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
Resume General
Resume GeneralResume General
Resume General
 
FPGA In a Nutshell
FPGA In a NutshellFPGA In a Nutshell
FPGA In a Nutshell
 
Sai Dheeraj_Resume
Sai Dheeraj_ResumeSai Dheeraj_Resume
Sai Dheeraj_Resume
 
Ankita_Harmalkar_resume_electrical_fulltime1
Ankita_Harmalkar_resume_electrical_fulltime1Ankita_Harmalkar_resume_electrical_fulltime1
Ankita_Harmalkar_resume_electrical_fulltime1
 
Omkar revankar resume
Omkar revankar resumeOmkar revankar resume
Omkar revankar resume
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusion
 
Resume
ResumeResume
Resume
 
Software analyst resume
Software analyst resumeSoftware analyst resume
Software analyst resume
 
CV-RENJINIK-27062016
CV-RENJINIK-27062016CV-RENJINIK-27062016
CV-RENJINIK-27062016
 
MANOJ_H_RAO_Resume
MANOJ_H_RAO_ResumeMANOJ_H_RAO_Resume
MANOJ_H_RAO_Resume
 
⭐⭐⭐⭐⭐ CHARLA FIEC: Monitoring of system memory usage embedded in #FPGA
⭐⭐⭐⭐⭐ CHARLA FIEC: Monitoring of system memory usage embedded in #FPGA⭐⭐⭐⭐⭐ CHARLA FIEC: Monitoring of system memory usage embedded in #FPGA
⭐⭐⭐⭐⭐ CHARLA FIEC: Monitoring of system memory usage embedded in #FPGA
 
Resume_Aney N Khatavkar
Resume_Aney N KhatavkarResume_Aney N Khatavkar
Resume_Aney N Khatavkar
 
Resume_Aney N Khatavkar
Resume_Aney N KhatavkarResume_Aney N Khatavkar
Resume_Aney N Khatavkar
 
Alex16_ic
Alex16_icAlex16_ic
Alex16_ic
 

Recently uploaded

Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdfKamal Acharya
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"mphochane1998
 
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...ssuserdfc773
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdfKamal Acharya
 
Electromagnetic relays used for power system .pptx
Electromagnetic relays used for power system .pptxElectromagnetic relays used for power system .pptx
Electromagnetic relays used for power system .pptxNANDHAKUMARA10
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdfKamal Acharya
 
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...josephjonse
 
Digital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptxDigital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptxpritamlangde
 
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills KuwaitKuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwaitjaanualu31
 
Introduction to Geographic Information Systems
Introduction to Geographic Information SystemsIntroduction to Geographic Information Systems
Introduction to Geographic Information SystemsAnge Felix NSANZIYERA
 
Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257subhasishdas79
 
Max. shear stress theory-Maximum Shear Stress Theory ​ Maximum Distortional ...
Max. shear stress theory-Maximum Shear Stress Theory ​  Maximum Distortional ...Max. shear stress theory-Maximum Shear Stress Theory ​  Maximum Distortional ...
Max. shear stress theory-Maximum Shear Stress Theory ​ Maximum Distortional ...ronahami
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdfAldoGarca30
 
fitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .pptfitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .pptAfnanAhmad53
 
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxAugmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxMustafa Ahmed
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXssuser89054b
 
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxS1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxSCMS School of Architecture
 
Introduction to Robotics in Mechanical Engineering.pptx
Introduction to Robotics in Mechanical Engineering.pptxIntroduction to Robotics in Mechanical Engineering.pptx
Introduction to Robotics in Mechanical Engineering.pptxhublikarsn
 

Recently uploaded (20)

Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdf
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
 
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
Electromagnetic relays used for power system .pptx
Electromagnetic relays used for power system .pptxElectromagnetic relays used for power system .pptx
Electromagnetic relays used for power system .pptx
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdf
 
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
 
Digital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptxDigital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptx
 
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills KuwaitKuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
 
Introduction to Geographic Information Systems
Introduction to Geographic Information SystemsIntroduction to Geographic Information Systems
Introduction to Geographic Information Systems
 
Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257
 
Max. shear stress theory-Maximum Shear Stress Theory ​ Maximum Distortional ...
Max. shear stress theory-Maximum Shear Stress Theory ​  Maximum Distortional ...Max. shear stress theory-Maximum Shear Stress Theory ​  Maximum Distortional ...
Max. shear stress theory-Maximum Shear Stress Theory ​ Maximum Distortional ...
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
 
fitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .pptfitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .ppt
 
Signal Processing and Linear System Analysis
Signal Processing and Linear System AnalysisSignal Processing and Linear System Analysis
Signal Processing and Linear System Analysis
 
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxAugmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptx
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
 
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxS1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
 
Introduction to Robotics in Mechanical Engineering.pptx
Introduction to Robotics in Mechanical Engineering.pptxIntroduction to Robotics in Mechanical Engineering.pptx
Introduction to Robotics in Mechanical Engineering.pptx
 

Shantanu's Resume

  • 1. SHANTANU TELHARKAR San Jose, California | shantanu.telharkar@sjsu.edu | linkedin.com/in/shantanutel | +1 (669)-236-9423 Education: SAN JOSE STATE UNIVERSITY (GPA: 3.7/4.0) JAN 2016 - DEC 2017 (EXPECTED)  Master of Science in Electrical Engineering. Specialization: Digital Systems and Logic Design.  Coursework: SOC Design and Verification with System Verilog, UVM, ASIC CMOS Design, Advanced Computer Architecture, Embedded SOC Design, Digital Design and Synthesis. UNIVERSITY OF MUMBAI (GPA: 3.53/4.0) AUG 2011 - JUNE 2015  Bachelor of Science in Electronics Engineering. Experience: FPGA DESIGN INTERN | ATRIA LOGIC | SUNNYVALE, CALIFORNIA FEB 2017 – MAY 2017  Incorporating SSD controllers on FPGA for enabling the SSD device to communicate with NVMe over fabrics protocol.  Responsible for hardware block design in Xilinx Vivado, Board bring up (boot Linux) and bare metal tests in Xilinx SDK.  Achieved Linux boot up successfully with PCIe rootport and 25GMAC Ethernet port.  Device: Xilinx MPSoC Ultrascale+.  Software tools: Xilinx Vivado, Xilinx SDK and PetaLinux Tool. FPGA DESIGN INTERN | INTERFACE DESIGN ASSOCIATES PRIVATE LIMITED | MUMBAI, INDIA MAY 2014 – AUG 2014  FPGA Implementation of a stepper motor controller with SPI bus protocol.  Device: Xilinx Spartan-6. Software tool: Xilinx ISE. Complete FPGA Design Cycle was learnt from this internship. Projects: Automated sequence generator for code coverage maximization (Python scripting, On going) May 2017 o Developing Python based automated UVM sequence generator that maximizes coverage of a specific family of DUTs. Bus master for network on chip (SystemVerilog) Aug 2016 o Developed a network on chip interface for a CRC generator machine. o Developed a bus master that communicates with external memory to fetch data and generate CRC code for it. o The CRC block was embedded inside this bus mater. Communicates on an 8-bit custom bus protocol. Floating point adder & multiplier (Verilog) March 2016 o This RTL design performs Box-Muller transform on two random inputs uniformly distributed (0 to 1). o The sine and square root values required for the Box-Muller transform were pulled from a lookup table. o Multiplication and addition was done in a pipelined fashion using floating point adder and multiplier. Sobel filter with OpenMP acceleration (C, Xilinx Zynq-7000 FPGA) Dec 2016 o Implemented a Sobel Filter to detect edges in an image using Xilinx Zynq board in C language. o Accelerated it using OpenMP compiler directives. Speed gain: 2.5x. Motion estimation on ARM NEON SIMD processor (C, Xilinx Zynq-7000 FPGA) Nov 2016 o Implemented motion estimator using SAD (Sum of absolute differences) on ARM NEON SIMD processor (Xilinx Zynq). o Accelerated it using ARM vector optimizations. Speed gain: 5.3x. Sobel Filter (MATLAB) May 2016 o Implemented a Sobel filter in MATLAB to detect edges of an image. Research Publication: FPGA Implementation of Motion Control Interface (Verilog, Xilinx Spartan-6 FPGA) May - Aug 2014 o Developed an FPGA Slave precise stepper motor controller that takes instructions from a master (typically a microprocessor). It communicates over SPI protocol and has arrangements to control 8 motors at a time. Technical Skills: Programming languages and HDLs: C, C++, Verilog, VHDL, SystemVerilog, Assembly Language, Python, Tcl, Embedded C. Skills: AHB, I2C, UART, PCIe, SPI, APB | Libraries and Extensions: OpenMP, OpenACC, MPI, UVM. Tools: Xilinx Vivado, Xilinx SDK, Synopsys VCS Simulator, Altera Quartus, Linux/UNIX command line, GVIM, MATLAB. Key skills: Logic optimization, Functional verification, Coverage analysis, ASIC Design, DFT, Static Timing Analysis (STA).