The document discusses challenges in designing low power speech processing systems-on-chip (SoCs). It outlines C-DAC's focus on low power applications and describes their ASTRA portfolio of IPs. It then covers various low power design techniques like clock gating, power gating, voltage and frequency scaling. The document concludes by describing C-DAC's NAADA speech processor SoC that integrates these techniques and achieves less than 5mW power consumption.