Cpu execution
•Download as PPTX, PDF•
1 like•273 views
The CPU contains the control unit which directs the computer using electrical signals to execute stored program instructions. It communicates with the ALU and memory. The CPU follows an execution cycle of fetching instructions from memory using the program counter and address bus, decoding and executing the instructions using registers like the accumulator and instruction register, and storing the output.
Report
Share
Report
Share
Recommended
CPU and its execution of instruction
The document discusses the central processing unit (CPU) and how it executes instructions. It defines the CPU as the brain of the computer with two main components: the arithmetic logic unit (ALU) and control unit. The ALU performs arithmetic and logical operations while the control unit extracts, decodes, and executes instructions, calling on the ALU when needed. It describes the various registers used by the CPU like the program counter, accumulator, and memory address register. It outlines the instruction cycle of fetch, decode, and execute and provides an example of how the CPU would carry out an add instruction.
Cpu and its execution statements
The CPU contains an arithmetic logic unit and control unit that work together to execute instructions. The control unit directs the overall operation of the computer using control, address, and data buses. Registers in the CPU like the accumulator, instruction register, and program counter help store and access data and instructions during the fetch-decode-execute cycle where instructions are retrieved from memory, interpreted, and carried out before retrieving the next instruction.
Data transfer and manipulation
Computer instructions can be classified into three categories: data transfer instructions, data manipulation instructions, and program control instructions. Data transfer instructions move data between locations without changing it. Data manipulation instructions perform arithmetic, logical, and shift operations. Program control instructions provide decision-making and allow changing the flow of a program. Common data transfer instructions include load, store, move, exchange, input, and output. Arithmetic instructions perform addition, subtraction, multiplication, and division. Logical and bit manipulation instructions perform AND, OR, and XOR operations on bits. Shift instructions move bits left or right. Program control instructions include branch, jump, skip, call, and return.
Data transfer and manipulation
This document summarizes different types of computer instructions including data transfer instructions, data manipulation instructions, and program control instructions. It provides details on specific instruction types like arithmetic instructions, logical instructions, and shift instructions. It also discusses how instructions are stored in memory and executed by the CPU. Finally, it covers the concept of microinstructions and how they are used to map machine instructions to control memory addresses to execute computational tasks.
Data transfer and manipulation
1) Data transfer instructions move data between processor registers and memory without changing the data. Common instructions include load, store, move, exchange, input, and output.
2) Data manipulation instructions perform arithmetic, logical, and bitwise operations on data to provide computational capabilities. Examples include add, subtract, multiply, divide, and, or, xor.
3) Program control instructions alter the program flow by branching, jumping, calling subroutines, handling interrupts, and returning from subroutines. Status bits track results of operations.
Процессорын архитектур
This document discusses the architecture of processors. It describes how a CPU is composed of a control unit and arithmetic unit. The control unit retrieves and decodes instructions from main storage and sends signals to other units for execution. Instructions are represented in binary machine language and contain an operation code and addresses. Instruction formats include zero-address, single-address, two-address, and three-address formats depending on how many operands are specified. The instruction decoding process involves storing the instruction in a register, decoding the operation code, and retrieving or storing data at specified addresses.
03 top level view of computer function and interconnection.ppt.enc
The document summarizes key topics from Chapter 3 of William Stallings' Computer Organization and Architecture textbook, including:
1) It describes the basic components of a computer including the control unit, arithmetic logic unit, main memory, and input/output.
2) It explains the fetch-execute instruction cycle and how interrupts can alter the normal flow of instruction processing.
3) It discusses different types of computer buses that connect the central processing unit to main memory and input/output devices, such as data, address, and control buses, and how bus arbitration works.
03. top level view of computer function & interconnection
This document discusses the basic components and functions of a computer system with a single processor architecture. It covers the von Neumann architecture, hardwired programs, instruction interpretation, the fetch-execute cycle, interrupts and how they are handled, I/O functions, and different structures for interconnecting computer components.
Recommended
CPU and its execution of instruction
The document discusses the central processing unit (CPU) and how it executes instructions. It defines the CPU as the brain of the computer with two main components: the arithmetic logic unit (ALU) and control unit. The ALU performs arithmetic and logical operations while the control unit extracts, decodes, and executes instructions, calling on the ALU when needed. It describes the various registers used by the CPU like the program counter, accumulator, and memory address register. It outlines the instruction cycle of fetch, decode, and execute and provides an example of how the CPU would carry out an add instruction.
Cpu and its execution statements
The CPU contains an arithmetic logic unit and control unit that work together to execute instructions. The control unit directs the overall operation of the computer using control, address, and data buses. Registers in the CPU like the accumulator, instruction register, and program counter help store and access data and instructions during the fetch-decode-execute cycle where instructions are retrieved from memory, interpreted, and carried out before retrieving the next instruction.
Data transfer and manipulation
Computer instructions can be classified into three categories: data transfer instructions, data manipulation instructions, and program control instructions. Data transfer instructions move data between locations without changing it. Data manipulation instructions perform arithmetic, logical, and shift operations. Program control instructions provide decision-making and allow changing the flow of a program. Common data transfer instructions include load, store, move, exchange, input, and output. Arithmetic instructions perform addition, subtraction, multiplication, and division. Logical and bit manipulation instructions perform AND, OR, and XOR operations on bits. Shift instructions move bits left or right. Program control instructions include branch, jump, skip, call, and return.
Data transfer and manipulation
This document summarizes different types of computer instructions including data transfer instructions, data manipulation instructions, and program control instructions. It provides details on specific instruction types like arithmetic instructions, logical instructions, and shift instructions. It also discusses how instructions are stored in memory and executed by the CPU. Finally, it covers the concept of microinstructions and how they are used to map machine instructions to control memory addresses to execute computational tasks.
Data transfer and manipulation
1) Data transfer instructions move data between processor registers and memory without changing the data. Common instructions include load, store, move, exchange, input, and output.
2) Data manipulation instructions perform arithmetic, logical, and bitwise operations on data to provide computational capabilities. Examples include add, subtract, multiply, divide, and, or, xor.
3) Program control instructions alter the program flow by branching, jumping, calling subroutines, handling interrupts, and returning from subroutines. Status bits track results of operations.
Процессорын архитектур
This document discusses the architecture of processors. It describes how a CPU is composed of a control unit and arithmetic unit. The control unit retrieves and decodes instructions from main storage and sends signals to other units for execution. Instructions are represented in binary machine language and contain an operation code and addresses. Instruction formats include zero-address, single-address, two-address, and three-address formats depending on how many operands are specified. The instruction decoding process involves storing the instruction in a register, decoding the operation code, and retrieving or storing data at specified addresses.
03 top level view of computer function and interconnection.ppt.enc
The document summarizes key topics from Chapter 3 of William Stallings' Computer Organization and Architecture textbook, including:
1) It describes the basic components of a computer including the control unit, arithmetic logic unit, main memory, and input/output.
2) It explains the fetch-execute instruction cycle and how interrupts can alter the normal flow of instruction processing.
3) It discusses different types of computer buses that connect the central processing unit to main memory and input/output devices, such as data, address, and control buses, and how bus arbitration works.
03. top level view of computer function & interconnection
This document discusses the basic components and functions of a computer system with a single processor architecture. It covers the von Neumann architecture, hardwired programs, instruction interpretation, the fetch-execute cycle, interrupts and how they are handled, I/O functions, and different structures for interconnecting computer components.
Lecture 34
This document provides an overview of input/output organization. It discusses peripheral devices, input and output interfaces, asynchronous data transfer, modes of transfer, interrupts, direct memory access, I/O processors, and serial communication. It describes common input devices like keyboards and optical scanners and output devices like printers and displays. It also covers I/O interfaces, buses, isolated versus memory mapped I/O, and programmable I/O interfaces.
Computer architecture
The document provides an overview of computer architecture topics according to Pokhara University's course syllabus. It discusses the expanded structure of the IAS computer, including components like the memory buffer register, memory address register, instruction register, and central processing unit. It also covers the IAS instruction format and flow, different scales of integration, and the differences between computer organization and architecture. In addition, it summarizes central processing unit components like the ALU and describes data representation methods, arithmetic operations, floating point representation, and the IEEE 754 standard format.
Unit 5 I/O organization
The document describes how input/output (I/O) devices communicate with the processor and memory. I/O devices are connected to the processor and memory via a shared bus. Each device has a unique address and uses address, data, and control lines on the bus. Interrupts allow I/O devices to signal the processor when they need attention, reducing wasted processor time. Multiple interrupt lines allow different devices to interrupt independently and ensure the correct interrupt service routine is executed.
Lecture 25
This document discusses different addressing modes used in computer architecture. It defines addressing modes as rules for interpreting or modifying the address field of an instruction before referencing the operand. Seven common addressing modes are described: implied, immediate, register, register indirect, autoincrement/autodecrement, direct, and indirect. Examples are provided to illustrate how the effective address is calculated for each mode.
Program control
Program control instructions can change the program counter to alter the flow of code execution. Conditional branch instructions and subroutine calls change the program counter based on status bit conditions or function needs. When an interrupt occurs internally or externally, the CPU handles it through fetch, decode and execute operations to switch to supervisor mode and service the interrupt.
CPU Organization,Datatransfer and manipulation
This document discusses CPU organization and how data is transferred and manipulated. It describes different register organizations like general register and stack organizations. It also discusses instruction formats, addressing modes, and different types of instructions for data transfer, manipulation, and program control. Specific instructions like load, store, move, branch, and call are described. The document also covers subroutine calls, returns, program interrupts, and the status register for storing condition codes.
Lecture 27
The document discusses program control in central processing units. It covers instruction formats, addressing modes, data transfer and manipulation. It describes program control instructions like branch, jump, skip, call, and return. Conditional branch instructions are also explained. Subroutine call and return operations involve branching to the subroutine and saving the return address. Processor flags and status words are used to indicate information about the processor state.
Embedded system software
This Unit contains the discussion related to Embedded system Software, Concept of Real-Time Systems, and Compilers for Embedded System.
Run time, frequently, non-frequently reconfigurable system &
This document discusses different types of reconfigurable systems including rapid prototyping systems, non-frequently reconfigurable systems, and frequently reconfigurable systems. It provides examples of each type and describes how they are used. Run-time reconfigurable systems are defined as systems where the computation and configuration sequences are not known at compile time and must be handled dynamically. The document outlines the typical architecture of a run-time reconfigurable system including a scheduler, placer, reconfigurable device, and host processor. It also includes a flowchart showing the basic operation and data flow between the host CPU and reconfigurable processing unit.
Counit2 2
The document discusses the basic components and operation of computers. It describes how a central processing unit (CPU) works with memory and input/output devices using control signals and buses to execute instructions. The CPU fetches and executes instructions in cycles, and can be interrupted by external events using interrupt signals. Buses connect the different components and allow for communication between the CPU, memory, and input/output devices.
COMPUTER ORGANIZATION NOTES Unit 3 4
This document discusses input/output (I/O) organization in computers. It covers several topics:
- I/O devices can connect to the CPU via a single shared bus using memory-mapped I/O. This allows direct reading/writing of device registers via memory addresses.
- Interrupts allow I/O devices to signal the CPU when an event occurs, so it can pause its current task and service the device. Interrupt handling involves disabling interrupts, servicing the device, then re-enabling interrupts.
- Direct memory access (DMA) allows high-speed transfer of large blocks of data directly between I/O devices and memory without CPU involvement, improving performance over interrupt-driven
Unit2 control unit
Computer organization involves fetching instructions from memory and executing them. There are two main approaches to implementing the control unit: hardwired control and microprogrammed control. Hardwired control uses combinational logic to generate control signals based on the instruction and state, while microprogrammed control stores control sequences as microinstructions in a separate control store.
Computer Organisation and Architecture
This document discusses different aspects of central processing unit (CPU) organization and instruction set architecture. It describes three main types of CPU organization: single register, general register, and stack. It also discusses different instruction formats including one, two, three-address formats. Additionally, it covers addressing modes such as register, direct, indirect, immediate, implied and their use in accessing operands. Finally, it briefly discusses components of a CPU like registers, ALU, control unit and their role in executing instructions.
Pipelining and vector processing
This slide contain the description about the various technique related to parallel Processing(vector Processing and array processor), Arithmetic pipeline, Instruction Pipeline, SIMD processor, Attached array processor
Lecture 39
This document discusses input/output organization and direct memory access. It describes how a DMA controller allows I/O devices to directly access main memory without involving the CPU, freeing it up for other tasks. The DMA controller uses cycle stealing to interweave memory accesses with the CPU. I/O processors called channels can also perform direct memory access and execute channel programs stored in memory to control I/O devices.
Lecture 36
This document provides an overview of input/output organization and various input/output techniques including peripheral devices, input-output interfaces, asynchronous data transfer, modes of transfer such as programmed I/O, interrupt-initiated I/O, and direct memory access. It also discusses universal asynchronous receiver transmitter chips, first-in first-out buffers, and compares different modes of transfer including their advantages and disadvantages.
Input output in computer Orgranization and architecture
Input Output Ports, Input Output Mapping, Memory Map Techniques, Interrupt Driven Input Output, DMA based Input Output, Input Output Processor/Channels
Co m1-1
The document summarizes key concepts about computer organization and performance:
1. A typical computer instruction involves fetching an instruction from memory, reading operands from registers or memory, performing operations in the ALU, and writing results back to registers. The processor contains registers like the program counter, instruction register, and general purpose registers.
2. Performance is affected by the processor clock speed, instruction type, memory access time, and I/O devices. Key measures are elapsed time to execute a program and processor time spent actively executing instructions.
3. Multiple bus structures can improve concurrency but increase costs compared to single bus structures that are simpler but can become bottlenecks with many devices.
Instruction cycle
The document describes the phases of the instruction cycle in a CPU. It discusses the following phases: 1) Fetch - the next instruction is fetched from memory and stored in the instruction register using the program counter; 2) Decode - the instruction inside the register is decoded; 3) Execute - the control unit passes signals to function units like the ALU to perform the required actions like arithmetic or logic operations. It also describes common circuits used in a CPU like the program counter, memory address register, and instruction register.
Lecture 38
This document discusses input/output organization and interrupt handling. It covers peripheral devices, input-output interfaces, asynchronous data transfer, direct memory access, interrupt priorities, interrupt service routines, and serial communication. Parallel priority interrupts are handled through an interrupt register, mask register, priority encoder, and interrupt acknowledgement signal from the CPU. When an interrupt occurs, the CPU saves its state, reads the vector address, and jumps to the interrupt service routine before restoring its context.
Li fi
This document discusses Li-Fi technology, which uses light from LED bulbs to transmit data wirelessly. It notes that current wireless data techniques use radio spectrum, which is becoming congested. Li-Fi transmits data through variations in light intensity too fast for the human eye to detect. The document outlines how Li-Fi works and its advantages over Wi-Fi, such as higher speeds, better security, and availability in places radio waves can't reach. It also discusses potential applications of Li-Fi and limitations that need to be addressed.
File handling in cpp
The document discusses file handling in C++. It defines different file stream classes like ofstream for writing, ifstream for reading, and fstream for both. It explains the process of opening, reading/writing, and closing files. It also covers file modes, pointers, binary I/O examples and functions like get(), put(), read(), write() for file operations.
More Related Content
What's hot
Lecture 34
This document provides an overview of input/output organization. It discusses peripheral devices, input and output interfaces, asynchronous data transfer, modes of transfer, interrupts, direct memory access, I/O processors, and serial communication. It describes common input devices like keyboards and optical scanners and output devices like printers and displays. It also covers I/O interfaces, buses, isolated versus memory mapped I/O, and programmable I/O interfaces.
Computer architecture
The document provides an overview of computer architecture topics according to Pokhara University's course syllabus. It discusses the expanded structure of the IAS computer, including components like the memory buffer register, memory address register, instruction register, and central processing unit. It also covers the IAS instruction format and flow, different scales of integration, and the differences between computer organization and architecture. In addition, it summarizes central processing unit components like the ALU and describes data representation methods, arithmetic operations, floating point representation, and the IEEE 754 standard format.
Unit 5 I/O organization
The document describes how input/output (I/O) devices communicate with the processor and memory. I/O devices are connected to the processor and memory via a shared bus. Each device has a unique address and uses address, data, and control lines on the bus. Interrupts allow I/O devices to signal the processor when they need attention, reducing wasted processor time. Multiple interrupt lines allow different devices to interrupt independently and ensure the correct interrupt service routine is executed.
Lecture 25
This document discusses different addressing modes used in computer architecture. It defines addressing modes as rules for interpreting or modifying the address field of an instruction before referencing the operand. Seven common addressing modes are described: implied, immediate, register, register indirect, autoincrement/autodecrement, direct, and indirect. Examples are provided to illustrate how the effective address is calculated for each mode.
Program control
Program control instructions can change the program counter to alter the flow of code execution. Conditional branch instructions and subroutine calls change the program counter based on status bit conditions or function needs. When an interrupt occurs internally or externally, the CPU handles it through fetch, decode and execute operations to switch to supervisor mode and service the interrupt.
CPU Organization,Datatransfer and manipulation
This document discusses CPU organization and how data is transferred and manipulated. It describes different register organizations like general register and stack organizations. It also discusses instruction formats, addressing modes, and different types of instructions for data transfer, manipulation, and program control. Specific instructions like load, store, move, branch, and call are described. The document also covers subroutine calls, returns, program interrupts, and the status register for storing condition codes.
Lecture 27
The document discusses program control in central processing units. It covers instruction formats, addressing modes, data transfer and manipulation. It describes program control instructions like branch, jump, skip, call, and return. Conditional branch instructions are also explained. Subroutine call and return operations involve branching to the subroutine and saving the return address. Processor flags and status words are used to indicate information about the processor state.
Embedded system software
This Unit contains the discussion related to Embedded system Software, Concept of Real-Time Systems, and Compilers for Embedded System.
Run time, frequently, non-frequently reconfigurable system &
This document discusses different types of reconfigurable systems including rapid prototyping systems, non-frequently reconfigurable systems, and frequently reconfigurable systems. It provides examples of each type and describes how they are used. Run-time reconfigurable systems are defined as systems where the computation and configuration sequences are not known at compile time and must be handled dynamically. The document outlines the typical architecture of a run-time reconfigurable system including a scheduler, placer, reconfigurable device, and host processor. It also includes a flowchart showing the basic operation and data flow between the host CPU and reconfigurable processing unit.
Counit2 2
The document discusses the basic components and operation of computers. It describes how a central processing unit (CPU) works with memory and input/output devices using control signals and buses to execute instructions. The CPU fetches and executes instructions in cycles, and can be interrupted by external events using interrupt signals. Buses connect the different components and allow for communication between the CPU, memory, and input/output devices.
COMPUTER ORGANIZATION NOTES Unit 3 4
This document discusses input/output (I/O) organization in computers. It covers several topics:
- I/O devices can connect to the CPU via a single shared bus using memory-mapped I/O. This allows direct reading/writing of device registers via memory addresses.
- Interrupts allow I/O devices to signal the CPU when an event occurs, so it can pause its current task and service the device. Interrupt handling involves disabling interrupts, servicing the device, then re-enabling interrupts.
- Direct memory access (DMA) allows high-speed transfer of large blocks of data directly between I/O devices and memory without CPU involvement, improving performance over interrupt-driven
Unit2 control unit
Computer organization involves fetching instructions from memory and executing them. There are two main approaches to implementing the control unit: hardwired control and microprogrammed control. Hardwired control uses combinational logic to generate control signals based on the instruction and state, while microprogrammed control stores control sequences as microinstructions in a separate control store.
Computer Organisation and Architecture
This document discusses different aspects of central processing unit (CPU) organization and instruction set architecture. It describes three main types of CPU organization: single register, general register, and stack. It also discusses different instruction formats including one, two, three-address formats. Additionally, it covers addressing modes such as register, direct, indirect, immediate, implied and their use in accessing operands. Finally, it briefly discusses components of a CPU like registers, ALU, control unit and their role in executing instructions.
Pipelining and vector processing
This slide contain the description about the various technique related to parallel Processing(vector Processing and array processor), Arithmetic pipeline, Instruction Pipeline, SIMD processor, Attached array processor
Lecture 39
This document discusses input/output organization and direct memory access. It describes how a DMA controller allows I/O devices to directly access main memory without involving the CPU, freeing it up for other tasks. The DMA controller uses cycle stealing to interweave memory accesses with the CPU. I/O processors called channels can also perform direct memory access and execute channel programs stored in memory to control I/O devices.
Lecture 36
This document provides an overview of input/output organization and various input/output techniques including peripheral devices, input-output interfaces, asynchronous data transfer, modes of transfer such as programmed I/O, interrupt-initiated I/O, and direct memory access. It also discusses universal asynchronous receiver transmitter chips, first-in first-out buffers, and compares different modes of transfer including their advantages and disadvantages.
Input output in computer Orgranization and architecture
Input Output Ports, Input Output Mapping, Memory Map Techniques, Interrupt Driven Input Output, DMA based Input Output, Input Output Processor/Channels
Co m1-1
The document summarizes key concepts about computer organization and performance:
1. A typical computer instruction involves fetching an instruction from memory, reading operands from registers or memory, performing operations in the ALU, and writing results back to registers. The processor contains registers like the program counter, instruction register, and general purpose registers.
2. Performance is affected by the processor clock speed, instruction type, memory access time, and I/O devices. Key measures are elapsed time to execute a program and processor time spent actively executing instructions.
3. Multiple bus structures can improve concurrency but increase costs compared to single bus structures that are simpler but can become bottlenecks with many devices.
Instruction cycle
The document describes the phases of the instruction cycle in a CPU. It discusses the following phases: 1) Fetch - the next instruction is fetched from memory and stored in the instruction register using the program counter; 2) Decode - the instruction inside the register is decoded; 3) Execute - the control unit passes signals to function units like the ALU to perform the required actions like arithmetic or logic operations. It also describes common circuits used in a CPU like the program counter, memory address register, and instruction register.
Lecture 38
This document discusses input/output organization and interrupt handling. It covers peripheral devices, input-output interfaces, asynchronous data transfer, direct memory access, interrupt priorities, interrupt service routines, and serial communication. Parallel priority interrupts are handled through an interrupt register, mask register, priority encoder, and interrupt acknowledgement signal from the CPU. When an interrupt occurs, the CPU saves its state, reads the vector address, and jumps to the interrupt service routine before restoring its context.
What's hot (20)
Run time, frequently, non-frequently reconfigurable system &
Run time, frequently, non-frequently reconfigurable system &
Input output in computer Orgranization and architecture
Input output in computer Orgranization and architecture
Viewers also liked
Li fi
This document discusses Li-Fi technology, which uses light from LED bulbs to transmit data wirelessly. It notes that current wireless data techniques use radio spectrum, which is becoming congested. Li-Fi transmits data through variations in light intensity too fast for the human eye to detect. The document outlines how Li-Fi works and its advantages over Wi-Fi, such as higher speeds, better security, and availability in places radio waves can't reach. It also discusses potential applications of Li-Fi and limitations that need to be addressed.
File handling in cpp
The document discusses file handling in C++. It defines different file stream classes like ofstream for writing, ifstream for reading, and fstream for both. It explains the process of opening, reading/writing, and closing files. It also covers file modes, pointers, binary I/O examples and functions like get(), put(), read(), write() for file operations.
Transactions
This document provides information about database transactions in MySQL. It defines a transaction as a logical unit of work that takes a database from one consistent state to another while obeying constraints. Transactions have ACID properties - atomicity, consistency, isolation, and durability. The different states of a transaction are outlined as active, partially committed, failed, aborted, and committed. Sample code is provided to demonstrate how to use START TRANSACTION and COMMIT commands to successfully transfer money between accounts in a transaction.
Master page
The document discusses master pages in ASP.NET. It explains that master pages allow creating a consistent look and feel across pages in an ASP.NET application by providing a template with shared layout and functionality. Master pages contain common elements like headers, footers, logos and menus. Content pages display content within content placeholders in the master page. Master pages avoid duplication of code and make web applications easy to maintain.
E paper
This document provides information on e-paper technology. It discusses that e-paper was first developed in 1974 and is a flexible electronic display. E-paper consists of two parts - a front plane made of e-ink microcapsules and a back plane of electronic circuits. The document describes how e-ink microcapsules work and different technologies used in e-paper like gyricon, electrophoretic display and electrowetting. It provides applications of e-paper and compares it to LCD displays. The document concludes that e-paper may replace paper in the future.
Fitness band
Fitness bands use sensors like accelerometers and heart rate monitors to track a user's activity levels, including steps taken, calories burned, and sleep quality. They connect to mobile phones to sync data and provide summaries of fitness metrics. Regular use of these devices can benefit both individuals and employers by promoting healthier lifestyles, reducing sick days, boosting productivity, and potentially lowering insurance costs through decreased healthcare usage.
Oop concepts
This document provides an overview of object-oriented programming (OOP) concepts, including objects, classes, inheritance, abstraction, encapsulation, polymorphism, and operator overloading. It defines objects as having properties like state and behavior. Classes are used to create objects and define their properties and methods. Inheritance allows classes to inherit attributes and methods from parent classes. Abstraction hides irrelevant details and focuses on important properties. Encapsulation hides implementation details and exposes a public interface. Polymorphism allows objects to take different forms. Operator overloading allows operators to perform different tasks based on arguments. Examples are provided to illustrate key concepts.
Jquery
This document provides an overview of jQuery, a popular JavaScript library. It discusses that jQuery simplifies tasks like HTML document traversal, event handling, animation, and AJAX interactions. The core features of jQuery include easy DOM manipulation, event handling, AJAX support, animations, lightweight code, and cross-browser compatibility. It also provides instructions on how to start using jQuery by linking to the jQuery library code in an HTML document. It explains basic jQuery syntax and covers selectors, events, and an example using jQuery for a payment method.
Scope of variables
This document discusses variables in C programming. It defines variables as placeholders like in algebra that can store and represent data. It explains that variable names in C can include letters, digits and underscores, but must begin with a letter. The document also distinguishes between local and global variables, with local variables only being accessible within the function they are declared in, while global variables can be accessed throughout a program after their declaration outside of any function.
Hadoop 2.4 installing on ubuntu 14.04
This document provides steps to install Hadoop 2.4 on Ubuntu 14.04. It discusses installing Java, adding a dedicated Hadoop user, installing SSH, creating SSH certificates, installing Hadoop, configuring files, formatting the HDFS, starting and stopping Hadoop, and using Hadoop interfaces. The steps include modifying configuration files, creating directories for HDFS data, and running commands to format, start, and stop the single node Hadoop cluster.
First android app for workshop using android studio
First android app for workshop using android studio baabtra.com - No. 1 supplier of quality freshers
This document provides step-by-step instructions for creating a first Android app using Android Studio on Ubuntu 14.04. It describes setting up a new project, selecting an activity template, configuring project settings like the app name and minimum SDK version, and running the app in an Android virtual device. References for more information on installing Android Studio and SDK are also provided.Oops
This document provides an overview of object-oriented programming concepts including objects, classes, data abstraction, encapsulation, inheritance, and polymorphism. It defines objects as instances of classes that associate data structures with operators. Classes group similar objects and represent their properties as methods. Data abstraction and encapsulation hide internal details and protect data. Inheritance allows new classes to inherit properties from existing classes. Polymorphism gives operators different meanings depending on usage. The document was prepared by trainees as part of a mentoring program to teach these OOP concepts.
Baabtra.com programming at school
Baabtra.com has a solution to provide programming for kids in school. This is based on the CBSE curriculum of India. The main subjects covered are Mathematics and Physics.
Chapter 2 grouping,scalar and aggergate functions,joins inner join,outer join
Chapter 2 grouping,scalar and aggergate functions,joins inner join,outer joinbaabtra.com - No. 1 supplier of quality freshers
This document provides an introduction to SQL server functions, grouping, and joins. It discusses aggregate functions that return single values from columns like average, sum, min, and count. It also discusses scalar functions that return a single value for each row like upper, lower, and round. The document explains how to use the GROUP BY clause to group result sets and then run aggregate functions on the groups. It also covers the HAVING clause, which filters grouped data. Finally, it describes different types of joins like inner joins, left outer joins, and right outer joins.Google loon - baabtra.com
Project Loon is an experimental project by Google X that aims to provide internet connectivity to rural and remote areas using high-altitude balloons. The balloons float in the stratosphere approximately twice as high as commercial airplanes and work together to beam an internet signal to the ground. Solar panels power the transmitters on the balloons which can stay aloft for over 100 days. The technology has potential to bring internet access to parts of the world that lack infrastructure and in disaster situations. Google is currently testing Project Loon in limited areas.
File handling in c++
The document discusses file handling in C++. It defines a file as a collection of information stored on a computer's disk. There are three main steps to processing a file in C++: opening the file, reading/writing information to the file, and closing the file. It also describes different file stream classes like ifstream for input and ofstream for output that are used to read from and write to files. Functions like seekg() and seekp() allow manipulating the file pointer position.
How to create a chat application on Android platform?
How to create a chat application on Android platform? baabtra.com - No. 1 supplier of quality freshers
This document describes the workflow for creating an Android chat application. It discusses registering with Google Cloud Messaging (GCM) to send push notifications, creating server-side code to save registration IDs and send messages, and handling receiving and storing messages on the device. The key steps include registering with GCM, saving registration IDs to a database, selecting users to message and sending messages through the web server and GCM to the recipient's device, and displaying received messages on the device. Contact information is provided to learn more about Android development or training.Viewers also liked (17)
First android app for workshop using android studio
First android app for workshop using android studio
Chapter 2 grouping,scalar and aggergate functions,joins inner join,outer join
Chapter 2 grouping,scalar and aggergate functions,joins inner join,outer join
How to create a chat application on Android platform?
How to create a chat application on Android platform?
Similar to Cpu execution
Cpu & its execution of instruction
The document summarizes the key components and functions of the CPU. It describes the CPU's main components like the ALU, control unit, and registers. It explains how the CPU executes instructions in a fetch-decode-execute cycle. It also outlines the three main types of instructions the CPU can execute: arithmetic/logic, memory transfer, and branch instructions. Finally, it provides more details on each step of the instruction execution cycle from fetching the instruction to storing the output.
computer architecture and the fetch execute cycle By ZAK
The document describes the Von Neumann architecture and the fetch-execute cycle of a CPU. It explains that Von Neumann introduced the concept of storing both instructions and data in memory. This allowed programs to be changed by modifying memory rather than rewiring the computer. It then outlines the registers involved in the fetch-execute cycle, including the program counter, instruction register, and accumulator. The cycle fetches an instruction from memory, decodes it, executes it, and then resets to fetch the next instruction, repeating continuously. The cycle provides the fundamental processing model for modern CPU design.
1.3.2 computer architecture and the fetch execute cycle By ZAK
The document describes the Von Neumann architecture and the fetch-execute cycle of a CPU. It explains that Von Neumann introduced the concept of storing both instructions and data in memory. This allowed programs to be changed by modifying memory rather than rewiring the computer. It then outlines the registers involved in the fetch-execute cycle, including the program counter, instruction register, and accumulator. The cycle fetches an instruction from memory, decodes it, executes it, and then resets to fetch the next instruction, repeating continuously. The cycle provides the fundamental operation of a CPU.
Cpu & its execution of instruction
The CPU executes instructions by fetching them from memory, decoding and executing them in a cycle. It has an ALU for arithmetic and logical operations, registers for data, an instruction register, program counter and control unit. There are three main types of instructions - arithmetic/logical, memory transfer, and branch. The fetch-execute cycle involves fetching the instruction from memory into the instruction register based on the program counter, decoding it, executing it by performing the appropriate operation, and updating the program counter.
embedded system and computer architecure
This document discusses a simple CPU design including instruction fetch, addition, and storage instructions. It describes the fetch cycle where the program counter addresses the instruction in memory and it is copied to the instruction register. The addition instruction is explained as taking operands from registers, performing the addition, and storing the result in a register. The store instruction uses the contents of one register as a memory address, copies the contents of another register to this memory location.
Memory & the fetch decode-execute cycle
Main memory stores data and programs that the CPU can access directly. RAM is volatile memory that temporarily stores data and programs, while ROM is non-volatile and stores data permanently. Machine code consists of binary instructions that the CPU understands, while assembly language uses symbolic codes to represent machine code instructions more readably for programmers. The fetch-execute cycle describes how the CPU fetches instructions from memory one by one, decodes and executes them, then fetches the next instruction in a repeated loop. It involves the program counter keeping track of the next instruction address, and registers for temporarily storing the fetched instruction and results.
CH03-COA10e_ComputerFun5656565656565ction.pdf
This document discusses computer organization and architecture. It provides an overview of the von Neumann architecture, which is a simple structure capable of executing any program given a properly programmed control unit. The key aspects of the von Neumann architecture are that data and instructions are stored in a single memory, the contents of memory can be addressed by location, and execution occurs sequentially from one instruction to the next. The document also describes the typical components of a computer system, including the processor, memory, and input/output devices, and how they are interconnected using a shared bus system with separate address, data, and control lines.
CAO-Unit-I.pptx
This document provides an overview of computer organization and architecture topics, including:
- The evolution of computer hardware from 4-bit to 64-bit processors and how design impacts performance.
- Computer components like the CPU, memory, I/O, and how they interconnect using buses.
- How computers perform arithmetic operations in the ALU using techniques like Booth's algorithm for fast multiplication of binary numbers in two's complement form.
- Floating point number representation and operations according to the IEEE standard.
Computer Organization & Architecture (COA) Unit 2
The document provides information about the Computer Organization and Architecture course for the 4th semester at Laxmi Institute of Technology, Sarigam. It includes details about the subject code, units covered, topics to be covered like instruction codes, computer registers, and instruction cycle. It also summarizes the basic computer model used including registers like program counter, address register, data register, accumulator, and common bus system. Memory-reference and register-reference instruction formats are defined along with the instruction set and control unit organization.
Bca examination 2015 csa
This is Paper solution of BCA 2015 According to JNVU sayllbus
For more update connect with my facebookpage
https://www.facebook.com/vgeducation7/
CSA PPT UNIT 1.pptx
This document provides information about the Computer System and Architecture course including topics on computer organization and design. It defines computer organization as dealing with how computer components are arranged and interconnected at a low level. Computer design focuses on how components relate to each other at different system levels. Computer architecture describes rules and methods that define a computer's functionality and implementation. The document also describes key computer concepts like instruction codes, operation codes, registers, common bus systems, instructions, and the instruction cycle.
Bc0040
The document describes the von Neumann architecture, including its main components: main memory, arithmetic logic unit (ALU), control unit, CPU registers, and I/O equipment. The CPU consists of registers like the program counter, instruction register, and memory address register. The control unit interprets instructions and causes them to execute. Main memory stores both instructions and data, while the ALU performs arithmetic operations. I/O equipment is controlled by the control unit to input and output data.
Chapter 1 basic structure of computers
The document summarizes key concepts about computer architecture including:
1) It describes the basic functional units of a computer including the processor, memory, input and output units, and how they are connected.
2) It explains how computers handle and process information through instructions and data, and how this information is stored in memory and encoded digitally.
3) It provides details on the arithmetic logic unit, control unit, registers, and how they work together to perform computation and control the flow of operations.
Processor organization & register organization
This document describes the key components and organization of a processor. It explains that a processor contains an arithmetic logic unit (ALU) to perform computations and a control unit to control data movement and the ALU. Registers are used to store data and instructions temporarily. There are user-visible registers for programmers to optimize code, including general purpose, data, address and condition code registers. Control and status registers like the program counter, instruction register and program status word control instruction fetching and processor state.
chapter 1 -Basic Structure of Computers.ppt
The document provides an overview of basic computer components and operations. It discusses the functional units of a computer including the processor, memory, input and output devices. It describes the different types of information handled by a computer including instructions, data, and programs. It explains the roles of the memory unit, arithmetic logic unit, control unit, and processor in computer operations. It also covers number representation systems, binary addition and subtraction, and basic performance concepts.
UNIT I.ppt
The document provides an overview of basic computer components and operations. It discusses the functional units of a computer including the processor, memory, input and output devices. It describes the different types of information handled by a computer including instructions, data, and programs. It explains the roles of the memory unit, arithmetic logic unit, control unit, and processor in computer operations. It also covers number representation systems, binary addition and subtraction, and basic performance concepts.
chapter1-basicstructureofcomputers.ppt
The document provides an overview of basic computer components and operations. It discusses the functional units of a computer including the processor, memory, input and output devices. It describes the different types of information handled by a computer including instructions, data, and programs. It explains the roles of the main memory, arithmetic logic unit, control unit, and registers. It also covers basic concepts such as number representation, machine instructions, assembly language, and performance measurement.
Basic structure of computers by aniket bhute
The document summarizes the basic structure and functional units of computers. It discusses how computers handle information through instructions and data. The main functional units that process information are the memory unit, arithmetic and logic unit (ALU), and control unit. It also describes the number representation systems used in computers, focusing on the two's complement system for signed integers. Addition and subtraction are performed through two's complement arithmetic.
Computer Organization and Architechuture basics
This document provides an overview of basic computer organization and design. It discusses the differences between architecture and organization, the main functional units of a computer including the arithmetic logic unit and control unit. It also describes the instruction set, processor registers including the program counter and memory address register. The document outlines the basic operational concepts such as instruction format and memory access. It discusses performance factors like pipelining and superscalar operation. Finally, it compares CISC and RISC organizations and the role of compilers in improving performance.
4bit PC report
4bit PC_DSD_report[CSE-08_Section-B2_Group-02]
Courtesy:
Tanvir Al Amin Popel
Tanvir Ahmed Khan
Imtiaz Ahmad
Similar to Cpu execution (20)
computer architecture and the fetch execute cycle By ZAK
computer architecture and the fetch execute cycle By ZAK
1.3.2 computer architecture and the fetch execute cycle By ZAK
1.3.2 computer architecture and the fetch execute cycle By ZAK
Processor organization & register organization
Processor organization & register organization
More from baabtra.com - No. 1 supplier of quality freshers
Agile methodology and scrum development
The document provides an overview of agile methodology compared to traditional waterfall methodology. Waterfall development completes each phase sequentially before moving to the next, which can be risky and inefficient. Agile is iterative and adaptable, prioritizing working software over documentation. Scrum is an agile framework that uses short sprints, daily stand-ups, and backlogs to deliver working software frequently. Kanban also uses iterative development but visualizes workflows on boards to limit work in progress and optimize lead times.
Best coding practices
This document provides best practices for coding. It discusses the importance of coding practices in reducing rework time and saving money. It covers four key areas: program design, naming conventions, documentation, and formatting. Program design discusses architectures like MVC and data storage. Naming conventions provide guidelines for naming classes, methods, variables and packages using conventions like camel casing. Documentation comments are important for maintaining programs and explaining code to other developers. Formatting addresses indentation, whitespace and brace formatting.
Core java - baabtra
This document provides an introduction to the Java programming language. It discusses installing the JDK and Eclipse development environment. It then covers JVM, JRE, and JDK concepts. The document demonstrates a simple "Hello World" Java program. It discusses Java naming conventions and basic data types. It also outlines common loops and control structures in Java. The remainder of the document provides examples of Java programs and discusses arrays, lists, modifiers, methods, OOP concepts by relating real-world objects to objects in software, and how to define classes and create objects in Java.
Acquiring new skills what you should know
This PPT will help to understand how learning happens in brain. How you can adjust your skill acquisition in the right way so that maximum output is obtained.
99LMS for Enterprises - LMS that you will love
99LMS is a mobile based comprehensive enterprise learning environment in which learning processes of a company can be managed and integrated. It ensures employees have the right skills by enabling course content management, providing classroom training and e-learning. Through the APIs, you can develop your resources before they join your company.
Php sessions & cookies
The document provides an introduction to using PHP sessions and cookies to maintain state across multiple requests. It discusses how cookies store small amounts of data on the client browser, while sessions allow storing data on the server. The document then provides steps to create a login system using sessions: 1) Check login credentials and create a session variable on successful login, 2) Display user profile details on the profile page by fetching the session variable, 3) Include a logout link that destroys the session to end the user session. Key differences between cookies and sessions are also summarized - cookies are stored on the client while sessions are stored on the server.
Php database connectivity
This document provides an introduction and instructions for connecting a PHP application to a MySQL database. It discusses storing and retrieving data from the database. The key steps covered are:
1. Connecting to the MySQL server from PHP using mysql_connect().
2. Selecting the database to use with mysql_select_db().
3. Executing SQL queries to store/retrieve data with mysql_query().
4. Different mysql_fetch_* functions that can be used to retrieve rows of data from a database query.
An example task is provided where a registration form allows storing user data to a database table, and then retrieving and displaying the stored data in a table.
Chapter 6 database normalisation
The document discusses database normalization and the three forms of normalization. It provides examples of tables that violate each normal form and explains how to modify the tables to conform to the normal forms. The first normal form requires each field to contain a single value and related data to be stored in separate tables or fields. The second normal form eliminates redundant data by creating separate tables for values that apply to multiple records. The third normal form ensures non-key fields are fully dependent on the primary key and removes transitive dependencies.
Chapter 5 transactions and dcl statements
This document discusses transactions in SQL Server. It introduces transactions and their relevance in ensuring data integrity when multiple tables need to be updated together. Transactions group a set of database operations so that if any operation fails, all operations are rolled back. The document demonstrates creating a transaction using START TRANSACTION, COMMIT TRANSACTION, and ROLLBACK TRANSACTION statements. It also shows handling transactions within try/catch blocks so that failures cause a rollback. Transactions ensure atomicity and integrity by committing all operations together as a single unit, or rolling them all back if any fail.
Chapter 4 functions, views, indexing
The document discusses user defined functions (UDF), views, and indexing in SQL Server. It provides an example of a UDF that returns a teacher's name based on their ID. Key differences between stored procedures and UDFs are that UDFs are compiled at runtime, can't perform DML operations, and must return a value. Views are described as customized representations of data from tables that don't take up storage space themselves. Indexing improves the speed of operations by organizing data to allow faster searches.
Chapter 3 stored procedures
This document discusses stored procedures in SQL Server. It begins by explaining that stored procedures allow encapsulation of repetitive tasks and are stored in the database data dictionary. It then shows how stored procedures reduce network traffic and client-server communication compared to individual SQL statements. The document provides examples of how to create a stored procedure using CREATE PROCEDURE and how to call it using EXEC. It notes advantages like precompiled execution, reduced traffic, code reuse, and security control. It also demonstrates using parameters, loops, conditions and variables inside stored procedures.
Chapter 1 introduction to sql server
This document provides an introduction to database management systems (DBMS) and SQL Server. It discusses what a database is and where databases are used. It then explains what a DBMS is and some examples of DBMS software. The document goes on to describe the relational database model including entities, attributes, relationships and keys. It also discusses the entity-relationship model. Finally, it covers SQL statements including DDL, DML, and DCL and provides examples of commands for creating tables, inserting and updating data, and setting privileges.
Chapter 1 introduction to sql server
This document provides an introduction to database management systems (DBMS) and SQL Server. It discusses what a database is and where databases are used. It then describes DBMS as software that allows users to define, create, query, update and administer databases. Common DBMS examples include Oracle, MySQL, PostgreSQL and SQL Server. The document goes on to explain relational databases and the entity-relationship model. It also covers key concepts like tables, rows, columns, primary keys and foreign keys. Finally, it discusses the major SQL statements: DDL for defining database structure, DML for managing data, and DCL for controlling access privileges.
Microsoft holo lens
Microsoft HoloLens is the first holographic computer that does not require wires or connection to another device. It allows users to see holograms overlaid in the real world. HoloLens features see-through holographic lenses, sensors, and a processing unit that allows it to understand the environment and overlay holograms without wires in real-time. HoloLens uses augmented reality technology to supplement real-world environments with virtual elements and can enable entirely new ways of communication, creation and exploration through holograms.
Blue brain
The document outlines the Blue Brain project which aims to create a virtual model of the human brain through simulation. The objectives are to gain insights into human thinking and memory in order to cure diseases like Parkinson's. It discusses how the brain works and how artificial neural networks could be used to simulate it. Requirements for the Blue Brain include nanobots to monitor brain activity and interface it with a computer. Potential applications include developing supercomputers and understanding animal behavior, while risks involve dependency on technology and security issues.
5g
The document provides information on the 5 generations of cellular network technology: 1G through 5G. 1G began in the 1980s and allowed analog voice calls. 2G launched in the late 1980s and added digital voice and SMS. 3G started in the late 1990s and enabled higher speed data up to 2Mbps. 4G launched in 2010 with speeds up to 100Mbps. 5G is the next major phase, expected to have speeds up to 1Gbps, be 10 times more capable than previous generations, and allow for complete wireless communication with almost no limitations.
Aptitude skills baabtra
An aptitude test measures an individual's ability to apply skills and knowledge. It tests logical reasoning and thinking through multiple choice questions that are timed strictly. Different types of aptitude tests include verbal, numerical, abstract, and spatial abilities. To prepare, practice is important as well as focusing on weak areas. When taking the test, arrive on time, understand instructions, answer questions accurately and quickly while watching the time, and avoid spending too much time on any one question.
Gd baabtra
The document provides guidance on improving group discussion and personal interview skills. It discusses what a group discussion entails, how candidates are evaluated in a group discussion, sample discussion topics, and tips for participating effectively. It also covers what to expect in a personal interview, how to prepare, questions that may be asked, and questions candidates can ask the interviewer. The document aims to help candidates understand both formats and perform at their best.
Baabtra soft skills
Soft skills are important for both professional and personal success. Some key soft skills include communication skills, leadership skills, time management, adaptability, and integrity. Developing soft skills requires self-reflection, practicing skills like active listening, and getting feedback from others. Maintaining good personal grooming, telephone etiquette, and problem-solving abilities are also important. Regularly working to improve soft skills through reading, socializing, and incorporating them into one's resume can help enhance one's career.
Cell phone jammer
The document discusses cell phone jammers, which are devices that temporarily block cell phone signals within a certain range. It provides information on different models available based on the desired range from 10 meters to over 1 kilometer. It explains that jammers work by transmitting a high power signal on the same frequency as cell phones, causing the signals to collide and cancel each other out. Potential applications mentioned include using jammers to avoid disturbances in places like libraries, exam halls, classrooms, conferences, and hospitals. However, it notes that a disadvantage is that jammers could block emergency calls if used by criminals. Contact information is provided for the company marketing these jammers.
More from baabtra.com - No. 1 supplier of quality freshers (20)
Cpu execution
- 2. CPU EXECUTION OFSTATEMENTS ARUNRJ rjarun08@gmail.com FacebookProfile TwitterProfile Linkedin/ARUNRJ
- 3. Disclaimer: This presentation is prepared by trainees of baabtra.com as a part of mentoring program. This is not official document of baabtra.com – Mentoring Partner
- 4. CPU • CPU or central processing unit is the brain of all computer.
- 5. ALU Arithematic or Logic unit contains electronic circuitry that executes all arithematic and logic operations CONTROL UNIT • Control unit of the cpu contains circitry that uses electrical signals to direct the entire computer system to carry out or execute stored program instructions • The control unit must communicate with both the ALU and memory
- 6. SYSTEM BUS CONTROL BUS The control bus is used by the computer to direct and monitor the actions of the the other functional areas of the computer ADDRESS BUS Address bus consists of all the signals to define any of the memory location in the computer
- 7. DATA BUS The bi directional data bus carries all data and instructions between functional areas of computer
- 8. REGISTERS GENERAL PURPOSE REGISTERS A general purpose register is amemory cell Each general purpose register has aunique name It is used to store intrmediate result of complex computation ACCUMULATOR This register is used for storing the results those are produced by the register
- 9. INSTRUCTION REGISTER IR contains the current instructions being executed by the cpu The CPU will perform the operation indicated by the instruction code contained in the IR MAR(MEMORY ADDRESS REGISTER) This register holds the memory address of data and instructions. This register is used to access data and instructions from memory during the execution of an instruction.
- 10. MDR(MEMORY DATA REGISTER) It is the register that contain the data to be stored in the computer storage or data after a fetch from the computer storage It acts like a buffer and holds anything that is copied from the memory ready for the processor to use it. INDEX REGISTER A hardware element which holds a number that can be added to the address portion of a computer instruction to form an effective address An index registrer in a cpu is a register used for modifying operand address during the run of a program
- 11. DATA REGISTER A register used in microcomputers to temporarily store data being transmitted to or from a peripheral device PROGRAM COUNTER This register contains the address of next instruction The value in the program counter will be increased after the cpu finishes executing one instruction
- 12. PROCESS STATUS REGISTER This register contains the various information about the cpu. For example the result of a comparison operation. When cpu compares 2 numbers a and b the outcome of comparison is stored in the PSR. The outcome of a compare operation will allow the cpu to determine the following fact between a and b. equal not equal greater than greater than or equal less than less than or equal PRO
- 13. INSTRUCTION EXECUTION CYCLE FETCH THE INSTRUCTION DECODE THE INSTRUCTION EXECUTE THE INSTRUCTION STORE THE INSTRUCTION
- 14. FETCH 1 Load the address of next instruction in the PC to MAR,so that the control unit can fetch the instruction from right part of the memory 2 Copy the instruction/data that is in the memory address given by the MAR into the MDR 3 Increment the PC by 1,so thaat it contains address of next instruction,assuming that the instructions are in consequtive location 4 Load the instruction or data that is in the MDR into the IR
- 15. EXECUTE If the instruction is jump instruction then,load the address part of the instruction in IR into PC If the instruction is an input or load(directly) instruction then take input and place in accumulator If the instruction is an a load(from memory) instruction then take input and place in accumulator copy address of the instruction(to load from)in the IR into MAR copy data from memory address held in MAR to MDR copy data in MDR into accumulator
- 16. • Execute contd If the instruction is a store instruction then: Copy address part of the instruction (to store in) in the IR in to MAR. Copy data in to accumulator to MDR. Copy data in to MDR in to memory address held in MAR. If the instruction is a add instruction then: Copy address part of the instruction (of number to add ) in the IR in to MAR. Copy number from memory address held in MAR in to MDR. Add number in MDR to number in accumulater.
- 17. If the instruction is an output (from memory) instruction then: Copy address part of the instruction (of data to output) in the IR into MAR. Output contents of MDR.
- 18. STORE THE OUTPUT Result of calculations in CPU stored in main memory or sent to output devices Program counter could be updated to a new address
- 19. THANK YOU
- 20. Follow us @ twitter.com/baabtra Like us @ facebook.com/baabtra Subscribe to us @ youtube.com/baabtra Become a follower @ slideshare.net/BaabtraMentoringPartner Connect to us @ in.linkedin.com/in/baabtra Give a feedback @ massbaab.com/baabtra Thanks in advance www.baabtra.com | www.massbaab.com |www.baabte.com
- 21. Emarald Mall (Big Bazar Building) Mavoor Road, Kozhikode, Kerala, India. Ph: + 91 – 495 40 25 550 NC Complex, Near Bus Stand Mukkam, Kozhikode, Kerala, India. Ph: + 91 – 495 40 25 550 Cafit Square, Hilite Business Park, Near Pantheerankavu, Kozhikode Start up Village Eranakulam, Kerala, India. Email: info@baabtra.com Contact Us