SlideShare a Scribd company logo
PROGRAM: BCA (4th)
COURSE NAME: Computer system and architecture
COURSE CODE: A300401
TOPIC: UNIT 1 (Computer organization and design)
 Course Outcomes: On successful completion
of this course, the students will be able to:-
COMPUTER ORGANIZATION= Computer
Organization is concerned with the structure and
behaviour of a computer system as seen by the user.
It deals with the components of a connection in a
system. Computer Organization tells us how exactly
all the units in the system are arranged and
interconnected. An organization is done on the basis
of architecture. Computer Organization deals with
low-level design issues. Organization involves
Physical Components (Circuit design, Adders,
Signals, Peripherals)
COMPUTER DESIGN=Computer Design is the
structure in which components relate to each
other. The designer deals with a particular level
of system at a time and there are different
types of issues at different levels. At each level,
the designer is concerned with the structure
and function. Computer architecture is
concerned with the structure and behavior of
the computer as seen by the user.
 COMPUTER ARCHITECTURE= Computer
architecture can be defined as a set of rules
and methods that describe the functionality,
management and implementation of
computers .To be precise, it is nothing but
rules by which a system performs and
operates.
The architecture of a computer system can be
considered as a catalogue of tools or
attributes that are visible to the user such as
instruction sets, number of bits used for data,
addressing techniques, etc.
 INSTRUCTION CODE= An instruction code is a
group of bits that instruct the computer to
perform a specific operation.The operation
code of an instruction is a group of bits that
define operations such as addition,
subtraction, shift, complement, etc.
 An instruction must also include one or more
operands, which indicate the registers and/or
memory addresses from which data is taken
or to which data is deposited.
 OP CODES= An op code is a collection of bits
that represents the basic operations including
add, subtract, multiply, complement, and
shift. The total number of operations
provided through the computer determines
the number of bits needed for the opcode.
The minimum bits accessible to the opcode
should be n for 2n operations. These
operations are implemented on information
that is saved in processor registers or
memory.
 COMPUTER REGISTER=Registers are a type of
computer memory used to quickly accept, store,
and transfer data and instructions that are being
used immediately by the CPU. The registers used
by the CPU are often termed as Processor
registers.
 A processor register may hold an instruction, a
storage address, or any data (such as bit
sequence or individual characters).
 The computer needs processor registers for
manipulating data and a register for holding a
memory address. The register holding the
memory location is used to calculate the address
of the next instruction after the execution of the
current instruction is completed.
Register Symbol Number of bits Function
Data register DR 16 Holds memory operand
Address register AR 12 Holds address for the memory
Accumulator AC 16 Processor register
Instruction register IR 16 Holds instruction code
Program counter PC 12 Holds address of the instruction
Temporary register TR 16 Holds temporary data
Input register INPR 8 Carries input character
Output register OUTR 8 Carries output character
 COMMON BUS SYSTEM= The lines from
common bus are connected to the inputs of the
registers and memory. A register receives the
information from the bus when its LD (load)
input is activated while in case of memory the
Write input must be enabled to receive the
information.
 A basic computer has 8 registers, memory unit and
a control unit. The diagram of the common bus
system is as shown below.
Abbreviation Register name
OUTR Output register
TR Temporary register
IR Instruction register
INPR Input register
AC Accumulator
DR Data register
PC Program counter
AR Address register
 COMPUTER INSTRUCTION=Computer instructions
are a set of machine language instructions that a
particular processor understands and executes. A
computer performs tasks on the basis of the
instruction provided.
An instruction comprises of groups called fields.
These fields include:
 The Operation code (Opcode) field which
specifies the operation to be performed.
 The Address field which contains the location of
the operand, i.e., register or memory location.
 The Mode field which specifies how the operand
will be located.
 A basic computer has three instruction code
formats which are:
1.Memory - reference instruction
2.Register - reference instruction
3.Input-Output instruction
Memory - reference instruction
In Memory-reference instruction, 12 bits of memory
is used to specify an address and one bit to specify
the addressing mode 'I'.
Register - reference instruction
The Register-reference instructions are represented by
the Opcode 111 with a 0 in the leftmost bit (bit 15) of
the instruction.
Input-Output instruction
an Input-Output instruction does not need a reference
to memory and is recognized by the operation code 111
with a 1 in the leftmost bit of the instruction. The
remaining 12 bits are used to specify the type of the
input-output operation or test performed.
 TIMING AND CONTROL=The timing for all registers
in the basic computer is controlled by a master
clock generator. The clock pulses are applied to all
flip-flops and registers in the system, including the
flip-flops and registers in the control unit. The
clock pulses do not change the state of a register
unless the register is enabled by a control signal.
The control signals are generated in the control
unit and provide control inputs for the multiplexers
in the common bus, control inputs in processor
registers, and microoperations for the accumulator.
There are two major types of control organization:
1.hardwired control and
2.microprogrammed control.
1.In the hardwired organization
The control logic is implemented with gates, flip-
flops, decoders, and other digital circuits. It has
the advantage that it can be optimized to produce
a fast mode of operation. In the microprogrammed
organization, the control information is stored in a
control memory.
2. In the microprogrammed control, any required
changes or modifications can be done by updating
the microprogram in control memory.
The block diagram of the control unit is shown in
Fig. 5.6.
 It consists of two decoders,
1. a sequence counter, and
2. a number of control logic gates.
 INSTRUCTION CYCLE=A program residing in
the memory unit of a computer consists of a
sequence of instructions. These instructions
are executed by the processor by going
through a cycle for each instruction.
 In a basic computer, each instruction cycle
consists of the following phases:
1.Fetch instruction from memory.
2.Decode the instruction.
3.Read the effective address from memory.
4.Execute the instruction.
1.Fetch Instruction= The next instruction is fetched
from the memory address that is currently stored in
the program counter and stored into the instruction
register.
2.Decode Instruction= The decoding process allows
the CPU to determine what instruction is to be
performed so that the CPU can tell how many
operands it needs to fetch in order to perform the
instruction.
3.Execute Instruction=In a computer instruction set
architecture (ISA), an execute instruction is a
machine language instruction which treats data as a
machine instruction and executes it
4.Read address from memory= A memory address
is a reference to a specific memory location used at
various levels by software and hardware.
Any questions and queries
then you can contact

More Related Content

What's hot

Input output organization
Input output organizationInput output organization
Input output organizationabdulugc
 
Register Reference Instructions | Computer Science
Register Reference Instructions | Computer ScienceRegister Reference Instructions | Computer Science
Register Reference Instructions | Computer ScienceTransweb Global Inc
 
Processor organization & register organization
Processor organization & register organizationProcessor organization & register organization
Processor organization & register organizationGhanshyam Patel
 
Basic structure of computers
Basic structure of computersBasic structure of computers
Basic structure of computersKumar
 
Timing and control
Timing and controlTiming and control
Timing and controlchauhankapil
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set ArchitectureDilum Bandara
 
Stack organization
Stack organizationStack organization
Stack organizationchauhankapil
 
Basic ops concept of comp
Basic ops  concept of compBasic ops  concept of comp
Basic ops concept of compgaurav jain
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle pptsheetal singh
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formatsMazin Alwaaly
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instructionSanjeev Patel
 
Types of Instruction Format
Types of Instruction FormatTypes of Instruction Format
Types of Instruction FormatDhrumil Panchal
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference InstructionsRabin BK
 
Addressing mode Computer Architecture
Addressing mode  Computer ArchitectureAddressing mode  Computer Architecture
Addressing mode Computer ArchitectureHaris456
 

What's hot (20)

instruction codes
instruction codesinstruction codes
instruction codes
 
Lecture 3 instruction set
Lecture 3  instruction setLecture 3  instruction set
Lecture 3 instruction set
 
Input output organization
Input output organizationInput output organization
Input output organization
 
Register Reference Instructions | Computer Science
Register Reference Instructions | Computer ScienceRegister Reference Instructions | Computer Science
Register Reference Instructions | Computer Science
 
Processor organization & register organization
Processor organization & register organizationProcessor organization & register organization
Processor organization & register organization
 
Basic structure of computers
Basic structure of computersBasic structure of computers
Basic structure of computers
 
Timing and control
Timing and controlTiming and control
Timing and control
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
 
Stack organization
Stack organizationStack organization
Stack organization
 
Basic ops concept of comp
Basic ops  concept of compBasic ops  concept of comp
Basic ops concept of comp
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formats
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instruction
 
Memory Reference instruction
Memory Reference instructionMemory Reference instruction
Memory Reference instruction
 
Types of Instruction Format
Types of Instruction FormatTypes of Instruction Format
Types of Instruction Format
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference Instructions
 
Addressing mode Computer Architecture
Addressing mode  Computer ArchitectureAddressing mode  Computer Architecture
Addressing mode Computer Architecture
 

Similar to CSA PPT UNIT 1.pptx

Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and DesignKamal Acharya
 
cse211 power point presentation for engineering
cse211 power point presentation for engineeringcse211 power point presentation for engineering
cse211 power point presentation for engineeringVishnuVinay6
 
Chapter 3 computer organization and artpdf
Chapter 3 computer organization and artpdfChapter 3 computer organization and artpdf
Chapter 3 computer organization and artpdfMohammed472103
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Designmekind
 
Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csaAnjaan Gajendra
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.CS_GDRCST
 
Computer Organization and architecture
Computer Organization and architectureComputer Organization and architecture
Computer Organization and architectureRajagopalKottarathil
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxjbri1395
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessorankitnav1
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessorankitnav1
 
CO Unit 3.pdf (Important chapter of coa)
CO Unit 3.pdf (Important chapter of coa)CO Unit 3.pdf (Important chapter of coa)
CO Unit 3.pdf (Important chapter of coa)guptakrishns23
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)Mahesh Kumar Attri
 
20IT204-COA- Lecture 17.pptx
20IT204-COA- Lecture 17.pptx20IT204-COA- Lecture 17.pptx
20IT204-COA- Lecture 17.pptxPerumalPitchandi
 
module 1 computer architecture diploma
 module 1 computer architecture diploma   module 1 computer architecture diploma
module 1 computer architecture diploma Manoharan Ragavan
 
Unit 1 computer architecture (1)
Unit 1   computer architecture (1)Unit 1   computer architecture (1)
Unit 1 computer architecture (1)DevaKumari Vijay
 

Similar to CSA PPT UNIT 1.pptx (20)

2.computer org.
2.computer org.2.computer org.
2.computer org.
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
cse211 power point presentation for engineering
cse211 power point presentation for engineeringcse211 power point presentation for engineering
cse211 power point presentation for engineering
 
Chapter 3 computer organization and artpdf
Chapter 3 computer organization and artpdfChapter 3 computer organization and artpdf
Chapter 3 computer organization and artpdf
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
unit-i.pdf
unit-i.pdfunit-i.pdf
unit-i.pdf
 
Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csa
 
COA.pptx
COA.pptxCOA.pptx
COA.pptx
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Computer Organization and architecture
Computer Organization and architectureComputer Organization and architecture
Computer Organization and architecture
 
Chapter 8
Chapter 8Chapter 8
Chapter 8
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
 
CO Unit 3.pdf (Important chapter of coa)
CO Unit 3.pdf (Important chapter of coa)CO Unit 3.pdf (Important chapter of coa)
CO Unit 3.pdf (Important chapter of coa)
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)
 
20IT204-COA- Lecture 17.pptx
20IT204-COA- Lecture 17.pptx20IT204-COA- Lecture 17.pptx
20IT204-COA- Lecture 17.pptx
 
Processor Basics
Processor BasicsProcessor Basics
Processor Basics
 
module 1 computer architecture diploma
 module 1 computer architecture diploma   module 1 computer architecture diploma
module 1 computer architecture diploma
 
Unit 1 computer architecture (1)
Unit 1   computer architecture (1)Unit 1   computer architecture (1)
Unit 1 computer architecture (1)
 

More from sukhpreetsingh295239 (14)

Interface.pptx
Interface.pptxInterface.pptx
Interface.pptx
 
java poly ppt.pptx
java poly ppt.pptxjava poly ppt.pptx
java poly ppt.pptx
 
English Communication skills.ppt
English Communication skills.pptEnglish Communication skills.ppt
English Communication skills.ppt
 
CLOUD SECURITY.pptx
CLOUD SECURITY.pptxCLOUD SECURITY.pptx
CLOUD SECURITY.pptx
 
CCSK.pptx
CCSK.pptxCCSK.pptx
CCSK.pptx
 
MEMORY.pptx
MEMORY.pptxMEMORY.pptx
MEMORY.pptx
 
mms ppt 1.ppt
mms ppt 1.pptmms ppt 1.ppt
mms ppt 1.ppt
 
MMS PPT 2.pptx
MMS PPT 2.pptxMMS PPT 2.pptx
MMS PPT 2.pptx
 
Nfs ppt.ppt
Nfs ppt.pptNfs ppt.ppt
Nfs ppt.ppt
 
Cloud Storage Infrastructure updated.pptx
Cloud Storage Infrastructure updated.pptxCloud Storage Infrastructure updated.pptx
Cloud Storage Infrastructure updated.pptx
 
Data Center Advanced.pptx
Data Center Advanced.pptxData Center Advanced.pptx
Data Center Advanced.pptx
 
PPT (2).ppt
PPT (2).pptPPT (2).ppt
PPT (2).ppt
 
INTRODUCTION_O1.pptx
INTRODUCTION_O1.pptxINTRODUCTION_O1.pptx
INTRODUCTION_O1.pptx
 
Updated_Mathematics .pptx
Updated_Mathematics .pptxUpdated_Mathematics .pptx
Updated_Mathematics .pptx
 

Recently uploaded

Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualitySoftware Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualityInflectra
 
"Impact of front-end architecture on development cost", Viktor Turskyi
"Impact of front-end architecture on development cost", Viktor Turskyi"Impact of front-end architecture on development cost", Viktor Turskyi
"Impact of front-end architecture on development cost", Viktor TurskyiFwdays
 
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...Product School
 
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Thierry Lestable
 
AI revolution and Salesforce, Jiří Karpíšek
AI revolution and Salesforce, Jiří KarpíšekAI revolution and Salesforce, Jiří Karpíšek
AI revolution and Salesforce, Jiří KarpíšekCzechDreamin
 
Search and Society: Reimagining Information Access for Radical Futures
Search and Society: Reimagining Information Access for Radical FuturesSearch and Society: Reimagining Information Access for Radical Futures
Search and Society: Reimagining Information Access for Radical FuturesBhaskar Mitra
 
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptx
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptxUnpacking Value Delivery - Agile Oxford Meetup - May 2024.pptx
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptxDavid Michel
 
Salesforce Adoption – Metrics, Methods, and Motivation, Antone Kom
Salesforce Adoption – Metrics, Methods, and Motivation, Antone KomSalesforce Adoption – Metrics, Methods, and Motivation, Antone Kom
Salesforce Adoption – Metrics, Methods, and Motivation, Antone KomCzechDreamin
 
JMeter webinar - integration with InfluxDB and Grafana
JMeter webinar - integration with InfluxDB and GrafanaJMeter webinar - integration with InfluxDB and Grafana
JMeter webinar - integration with InfluxDB and GrafanaRTTS
 
IoT Analytics Company Presentation May 2024
IoT Analytics Company Presentation May 2024IoT Analytics Company Presentation May 2024
IoT Analytics Company Presentation May 2024IoTAnalytics
 
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024Tobias Schneck
 
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...Product School
 
Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...Product School
 
Custom Approval Process: A New Perspective, Pavel Hrbacek & Anindya Halder
Custom Approval Process: A New Perspective, Pavel Hrbacek & Anindya HalderCustom Approval Process: A New Perspective, Pavel Hrbacek & Anindya Halder
Custom Approval Process: A New Perspective, Pavel Hrbacek & Anindya HalderCzechDreamin
 
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...Product School
 
UiPath Test Automation using UiPath Test Suite series, part 2
UiPath Test Automation using UiPath Test Suite series, part 2UiPath Test Automation using UiPath Test Suite series, part 2
UiPath Test Automation using UiPath Test Suite series, part 2DianaGray10
 
Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........Alison B. Lowndes
 
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo DiehlFuture Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo DiehlPeter Udo Diehl
 
WSO2CONMay2024OpenSourceConferenceDebrief.pptx
WSO2CONMay2024OpenSourceConferenceDebrief.pptxWSO2CONMay2024OpenSourceConferenceDebrief.pptx
WSO2CONMay2024OpenSourceConferenceDebrief.pptxJennifer Lim
 
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀DianaGray10
 

Recently uploaded (20)

Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualitySoftware Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
 
"Impact of front-end architecture on development cost", Viktor Turskyi
"Impact of front-end architecture on development cost", Viktor Turskyi"Impact of front-end architecture on development cost", Viktor Turskyi
"Impact of front-end architecture on development cost", Viktor Turskyi
 
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
De-mystifying Zero to One: Design Informed Techniques for Greenfield Innovati...
 
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
Empowering NextGen Mobility via Large Action Model Infrastructure (LAMI): pav...
 
AI revolution and Salesforce, Jiří Karpíšek
AI revolution and Salesforce, Jiří KarpíšekAI revolution and Salesforce, Jiří Karpíšek
AI revolution and Salesforce, Jiří Karpíšek
 
Search and Society: Reimagining Information Access for Radical Futures
Search and Society: Reimagining Information Access for Radical FuturesSearch and Society: Reimagining Information Access for Radical Futures
Search and Society: Reimagining Information Access for Radical Futures
 
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptx
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptxUnpacking Value Delivery - Agile Oxford Meetup - May 2024.pptx
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptx
 
Salesforce Adoption – Metrics, Methods, and Motivation, Antone Kom
Salesforce Adoption – Metrics, Methods, and Motivation, Antone KomSalesforce Adoption – Metrics, Methods, and Motivation, Antone Kom
Salesforce Adoption – Metrics, Methods, and Motivation, Antone Kom
 
JMeter webinar - integration with InfluxDB and Grafana
JMeter webinar - integration with InfluxDB and GrafanaJMeter webinar - integration with InfluxDB and Grafana
JMeter webinar - integration with InfluxDB and Grafana
 
IoT Analytics Company Presentation May 2024
IoT Analytics Company Presentation May 2024IoT Analytics Company Presentation May 2024
IoT Analytics Company Presentation May 2024
 
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
 
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
 
Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...Mission to Decommission: Importance of Decommissioning Products to Increase E...
Mission to Decommission: Importance of Decommissioning Products to Increase E...
 
Custom Approval Process: A New Perspective, Pavel Hrbacek & Anindya Halder
Custom Approval Process: A New Perspective, Pavel Hrbacek & Anindya HalderCustom Approval Process: A New Perspective, Pavel Hrbacek & Anindya Halder
Custom Approval Process: A New Perspective, Pavel Hrbacek & Anindya Halder
 
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
 
UiPath Test Automation using UiPath Test Suite series, part 2
UiPath Test Automation using UiPath Test Suite series, part 2UiPath Test Automation using UiPath Test Suite series, part 2
UiPath Test Automation using UiPath Test Suite series, part 2
 
Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........
 
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo DiehlFuture Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
Future Visions: Predictions to Guide and Time Tech Innovation, Peter Udo Diehl
 
WSO2CONMay2024OpenSourceConferenceDebrief.pptx
WSO2CONMay2024OpenSourceConferenceDebrief.pptxWSO2CONMay2024OpenSourceConferenceDebrief.pptx
WSO2CONMay2024OpenSourceConferenceDebrief.pptx
 
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
Exploring UiPath Orchestrator API: updates and limits in 2024 🚀
 

CSA PPT UNIT 1.pptx

  • 1.
  • 2. PROGRAM: BCA (4th) COURSE NAME: Computer system and architecture COURSE CODE: A300401 TOPIC: UNIT 1 (Computer organization and design)
  • 3.  Course Outcomes: On successful completion of this course, the students will be able to:-
  • 4. COMPUTER ORGANIZATION= Computer Organization is concerned with the structure and behaviour of a computer system as seen by the user. It deals with the components of a connection in a system. Computer Organization tells us how exactly all the units in the system are arranged and interconnected. An organization is done on the basis of architecture. Computer Organization deals with low-level design issues. Organization involves Physical Components (Circuit design, Adders, Signals, Peripherals)
  • 5. COMPUTER DESIGN=Computer Design is the structure in which components relate to each other. The designer deals with a particular level of system at a time and there are different types of issues at different levels. At each level, the designer is concerned with the structure and function. Computer architecture is concerned with the structure and behavior of the computer as seen by the user.
  • 6.  COMPUTER ARCHITECTURE= Computer architecture can be defined as a set of rules and methods that describe the functionality, management and implementation of computers .To be precise, it is nothing but rules by which a system performs and operates. The architecture of a computer system can be considered as a catalogue of tools or attributes that are visible to the user such as instruction sets, number of bits used for data, addressing techniques, etc.
  • 7.
  • 8.  INSTRUCTION CODE= An instruction code is a group of bits that instruct the computer to perform a specific operation.The operation code of an instruction is a group of bits that define operations such as addition, subtraction, shift, complement, etc.  An instruction must also include one or more operands, which indicate the registers and/or memory addresses from which data is taken or to which data is deposited.
  • 9.  OP CODES= An op code is a collection of bits that represents the basic operations including add, subtract, multiply, complement, and shift. The total number of operations provided through the computer determines the number of bits needed for the opcode. The minimum bits accessible to the opcode should be n for 2n operations. These operations are implemented on information that is saved in processor registers or memory.
  • 10.  COMPUTER REGISTER=Registers are a type of computer memory used to quickly accept, store, and transfer data and instructions that are being used immediately by the CPU. The registers used by the CPU are often termed as Processor registers.  A processor register may hold an instruction, a storage address, or any data (such as bit sequence or individual characters).  The computer needs processor registers for manipulating data and a register for holding a memory address. The register holding the memory location is used to calculate the address of the next instruction after the execution of the current instruction is completed.
  • 11. Register Symbol Number of bits Function Data register DR 16 Holds memory operand Address register AR 12 Holds address for the memory Accumulator AC 16 Processor register Instruction register IR 16 Holds instruction code Program counter PC 12 Holds address of the instruction Temporary register TR 16 Holds temporary data Input register INPR 8 Carries input character Output register OUTR 8 Carries output character
  • 12.  COMMON BUS SYSTEM= The lines from common bus are connected to the inputs of the registers and memory. A register receives the information from the bus when its LD (load) input is activated while in case of memory the Write input must be enabled to receive the information.  A basic computer has 8 registers, memory unit and a control unit. The diagram of the common bus system is as shown below.
  • 13.
  • 14. Abbreviation Register name OUTR Output register TR Temporary register IR Instruction register INPR Input register AC Accumulator DR Data register PC Program counter AR Address register
  • 15.  COMPUTER INSTRUCTION=Computer instructions are a set of machine language instructions that a particular processor understands and executes. A computer performs tasks on the basis of the instruction provided. An instruction comprises of groups called fields. These fields include:  The Operation code (Opcode) field which specifies the operation to be performed.  The Address field which contains the location of the operand, i.e., register or memory location.  The Mode field which specifies how the operand will be located.
  • 16.  A basic computer has three instruction code formats which are: 1.Memory - reference instruction 2.Register - reference instruction 3.Input-Output instruction Memory - reference instruction In Memory-reference instruction, 12 bits of memory is used to specify an address and one bit to specify the addressing mode 'I'.
  • 17. Register - reference instruction The Register-reference instructions are represented by the Opcode 111 with a 0 in the leftmost bit (bit 15) of the instruction. Input-Output instruction an Input-Output instruction does not need a reference to memory and is recognized by the operation code 111 with a 1 in the leftmost bit of the instruction. The remaining 12 bits are used to specify the type of the input-output operation or test performed.
  • 18.  TIMING AND CONTROL=The timing for all registers in the basic computer is controlled by a master clock generator. The clock pulses are applied to all flip-flops and registers in the system, including the flip-flops and registers in the control unit. The clock pulses do not change the state of a register unless the register is enabled by a control signal. The control signals are generated in the control unit and provide control inputs for the multiplexers in the common bus, control inputs in processor registers, and microoperations for the accumulator. There are two major types of control organization: 1.hardwired control and 2.microprogrammed control.
  • 19. 1.In the hardwired organization The control logic is implemented with gates, flip- flops, decoders, and other digital circuits. It has the advantage that it can be optimized to produce a fast mode of operation. In the microprogrammed organization, the control information is stored in a control memory. 2. In the microprogrammed control, any required changes or modifications can be done by updating the microprogram in control memory. The block diagram of the control unit is shown in Fig. 5.6.  It consists of two decoders, 1. a sequence counter, and 2. a number of control logic gates.
  • 20.  INSTRUCTION CYCLE=A program residing in the memory unit of a computer consists of a sequence of instructions. These instructions are executed by the processor by going through a cycle for each instruction.  In a basic computer, each instruction cycle consists of the following phases: 1.Fetch instruction from memory. 2.Decode the instruction. 3.Read the effective address from memory. 4.Execute the instruction.
  • 21.
  • 22. 1.Fetch Instruction= The next instruction is fetched from the memory address that is currently stored in the program counter and stored into the instruction register. 2.Decode Instruction= The decoding process allows the CPU to determine what instruction is to be performed so that the CPU can tell how many operands it needs to fetch in order to perform the instruction. 3.Execute Instruction=In a computer instruction set architecture (ISA), an execute instruction is a machine language instruction which treats data as a machine instruction and executes it 4.Read address from memory= A memory address is a reference to a specific memory location used at various levels by software and hardware.
  • 23. Any questions and queries then you can contact