Analog and Digital I/O

•Download as PPTX, PDF•

1 like•8,956 views

This document discusses analog and digital input/output for basic computer design. It explains how to use digital and analog output and input through functions like digitalWrite, digitalRead, analogRead and analogWrite. It also covers digital input modes like pullup input and how analog to digital converters are used to read analog voltages and return values from 0 to 1023.

Analog and Digital
I/O
Yong Heui Cho @ Mokwon University

Basic Computer Design
10. Role of CPU
11. CPU and Software
12. Analog and Digital I/O
13. Serial Communication

3
Digital Control
3

4
Digital Output
• pinMode(nPin, OUTPUT)
• digitalWrite(nPin, HIGH)
• digitalWrite(nPin, LOW)
4

5
Digital Input
• pinMode(nPin, INPUT)
• digitalRead(nPin)
5

6
Pullup Input
• pinMode(nPin, INPUT_PULLUP)
6

7
Analog Input
• analogRead(nPin)
– ADC (Analog to Digital Converter)
– return = 0~1023 (reference: 0 ~ 5V)
7

8
Analog Output
• analogWrite(nPin, val)
– val: 0 ~ 255 (100%), 490 or 980 Hz
– Fake analog output
• PWM (Pulse Width Modulation)
8

Recommended

Sequential Logic Circuit

Sequential Logic Circuit

Sequential Logic Circuit

Sequential circuit-Digital Electronics

Sequential circuit-Digital Electronics

Sequential circuit-Digital Electronics

2.3 sequantial logic circuit

2.3 sequantial logic circuit

2.3 sequantial logic circuitWan Afirah

Sequential circuit

Sequential circuit

Sequential circuit

SEQUENTIAL CIRCUITS [Flip-flops and Latches]

SEQUENTIAL CIRCUITS [Flip-flops and Latches]

SEQUENTIAL CIRCUITS [Flip-flops and Latches]

Electronics for Biomedical

Digital Electronics - Counters

Digital Electronics - Counters

Digital Electronics - Counters

JayakrishnanJ11

D flip flop in Digital electronics

D flip flop in Digital electronics

D flip flop in Digital electronics

Easy n Inspire L

JK flip flop in Digital electronics

JK flip flop in Digital electronics

JK flip flop in Digital electronics

Easy n Inspire L

Recommended

Sequential Logic Circuit

Sequential Logic Circuit

Sequential Logic Circuit

Sequential circuit-Digital Electronics

Sequential circuit-Digital Electronics

Sequential circuit-Digital Electronics

2.3 sequantial logic circuit

2.3 sequantial logic circuit

2.3 sequantial logic circuitWan Afirah

Sequential circuit

Sequential circuit

Sequential circuit

SEQUENTIAL CIRCUITS [Flip-flops and Latches]

SEQUENTIAL CIRCUITS [Flip-flops and Latches]

SEQUENTIAL CIRCUITS [Flip-flops and Latches]

Electronics for Biomedical

Digital Electronics - Counters

Digital Electronics - Counters

Digital Electronics - Counters

JayakrishnanJ11

D flip flop in Digital electronics

D flip flop in Digital electronics

D flip flop in Digital electronics

Easy n Inspire L

JK flip flop in Digital electronics

JK flip flop in Digital electronics

JK flip flop in Digital electronics

Easy n Inspire L

Sequential circuits

Sequential circuits

Sequential circuits

Inamul Hossain Imran

Rs flipflop or SR flipFlop

Rs flipflop or SR flipFlop

Rs flipflop or SR flipFlop

Easy n Inspire L

Latches & flip flop

Latches & flip flop

Latches & flip flop

Nousheen Arshad

SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)

SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)

SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)

B sc cs i bo-de u-iv sequential circuit

B sc cs i bo-de u-iv sequential circuit

B sc cs i bo-de u-iv sequential circuit

Flip flop

JAGMIT Jamkhandi

Cse(b) g1 flipflop

Cse(b) g1 flipflop

Cse(b) g1 flipflop

Flip flop

Chapter 6: Sequential Logic

Chapter 6: Sequential Logic

Chapter 6: Sequential Logic

Er. Nawaraj Bhandari

Group 10 flip flop and rs latch 1

Group 10 flip flop and rs latch 1

Group 10 flip flop and rs latch 1

university of education,Lahore

BE PPT (FLIP FLOPS)

BE PPT (FLIP FLOPS)

BE PPT (FLIP FLOPS)

DHANESHRKNAIR01

ppt on flip flops contents : Made by : Dhanesh RK Nair WHAT IS FLIP FLOP? In digital circuits, the flip-flop, is a kind of bistable multivibrator. It is a Sequential Circuits / an electronic circuit which has two stable states and thereby is capable of serving as one bit of memory , bit 1 or bit 0. TYPES OF FLIP FLOPS: 1. SR Flip Flop 2. Clocked SR Flip Flop 3. JK Flip Flop 4. JK Flip Flop With Preset And Clear 5. T Flip Flop 6. D Flip Flop USES OF FLIP FLOPS: For Memory circuits For Logic Control Devices For Counter Devices For Register Devices SR FLIP FLOP The most basic Flip Flop is called SR Flip Flop. The basic RS flip flop is an asynchronous device. In asynchronous device, the outputs is immediately changed anytime one or more of the inputs change just as in combinational logic circuits. It does not operate in step with a clock or timing. CLOCKED SR FLIP FLOP Additional clock input is added to change the SR flipflop from an element used in asynchronous sequential circuits to one, which can be used in synchronous circuits. The clocked SR flip flop logic symbol that is triggered by the PGT Its means that the flip flop can change the output states only when clock signal makes a transition from LOW to HIGH. JK FLIP FLOP Another types of Flip flop is JK flip flop. It differs from the RS flip flops when J=K=1 condition is not indeterminate but it is defined to give a very useful changeover (toggle) action. Toggle means that Q and Q(compliment) will switch to their opposite states. The JK Flip flop has clock input Cp and two control inputs J and K. Operation of Jk Flip Flop is completely described by truth table T FLIP FLOP The T flip flop has only the Toggle and Hold Operation. If Toggle mode operation. The output will toggle from 1 to 0 or vice versa. D FLIP FLOP Also Known as Data Flip flop Can be constructed from RS Flip Flop or JK Flip flop by addition of an inverter. Inverter is connected so that the R input is always the inverse of S (or J input is always complementary of K). The D flip flop will act as a storage element for a single binary digit (Bit). THANKS....!!!! SOME MORE CONTENTS : In electronics, a flip-flop or latch is a circuit that has two stable states and can be used to store state information. A flip-flop is a bistable multivibrator. The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs. It is the basic storage element in sequential logic. Flip-flops and latches are fundamental building blocks of digital electronics systems used in computers, communications, and many other types of systems. Flip-flops and latches are used as data storage elements. A flip-flop stores a single bit (binary digit) of data; one of its two states represents a "one" and the other represents a "zero". Such data storage can be used for storage of state, and such a circuit is described as sequential logic. THANKS!!!!!!!!!!!

Sequential logic circuits flip-flop pt 3

Sequential logic circuits flip-flop pt 3

Sequential logic circuits flip-flop pt 3

Sarah Sue Calbio

Flipflops and Excitation tables of flipflops

Flipflops and Excitation tables of flipflops

Flipflops and Excitation tables of flipflops

Trts d flip flop1

Trts d flip flop1

Trts d flip flop1abdullah254el

8.flip flops and registers

8.flip flops and registers

8.flip flops and registersDeepak Sharma

FlipflopRavindra Rathore

Sequential logic circuits flip-flop pt 1

Sequential logic circuits flip-flop pt 1

Sequential logic circuits flip-flop pt 1

Sarah Sue Calbio

Presentation on Flip Flop

Presentation on Flip Flop

Presentation on Flip Flop

Jk flip flop

Sequential circuits

Sequential circuits

Sequential circuits

CPU Architecture - Basic

CPU Architecture - Basic

CPU Architecture - Basic

ICT+UD Arduino 융합작품 개발문서(컴퓨터기초설계)

ICT+UD Arduino 융합작품 개발문서(컴퓨터기초설계)

ICT+UD Arduino 융합작품 개발문서(컴퓨터기초설계)

More Related Content

What's hot

Sequential circuits

Sequential circuits

Sequential circuits

Inamul Hossain Imran

Rs flipflop or SR flipFlop

Rs flipflop or SR flipFlop

Rs flipflop or SR flipFlop

Easy n Inspire L

Latches & flip flop

Latches & flip flop

Latches & flip flop

Nousheen Arshad

SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)

SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)

SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)

B sc cs i bo-de u-iv sequential circuit

B sc cs i bo-de u-iv sequential circuit

B sc cs i bo-de u-iv sequential circuit

Flip flop

JAGMIT Jamkhandi

Cse(b) g1 flipflop

Cse(b) g1 flipflop

Cse(b) g1 flipflop

Flip flop

Chapter 6: Sequential Logic

Chapter 6: Sequential Logic

Chapter 6: Sequential Logic

Er. Nawaraj Bhandari

Group 10 flip flop and rs latch 1

Group 10 flip flop and rs latch 1

Group 10 flip flop and rs latch 1

university of education,Lahore

BE PPT (FLIP FLOPS)

BE PPT (FLIP FLOPS)

BE PPT (FLIP FLOPS)

DHANESHRKNAIR01

ppt on flip flops contents : Made by : Dhanesh RK Nair WHAT IS FLIP FLOP? In digital circuits, the flip-flop, is a kind of bistable multivibrator. It is a Sequential Circuits / an electronic circuit which has two stable states and thereby is capable of serving as one bit of memory , bit 1 or bit 0. TYPES OF FLIP FLOPS: 1. SR Flip Flop 2. Clocked SR Flip Flop 3. JK Flip Flop 4. JK Flip Flop With Preset And Clear 5. T Flip Flop 6. D Flip Flop USES OF FLIP FLOPS: For Memory circuits For Logic Control Devices For Counter Devices For Register Devices SR FLIP FLOP The most basic Flip Flop is called SR Flip Flop. The basic RS flip flop is an asynchronous device. In asynchronous device, the outputs is immediately changed anytime one or more of the inputs change just as in combinational logic circuits. It does not operate in step with a clock or timing. CLOCKED SR FLIP FLOP Additional clock input is added to change the SR flipflop from an element used in asynchronous sequential circuits to one, which can be used in synchronous circuits. The clocked SR flip flop logic symbol that is triggered by the PGT Its means that the flip flop can change the output states only when clock signal makes a transition from LOW to HIGH. JK FLIP FLOP Another types of Flip flop is JK flip flop. It differs from the RS flip flops when J=K=1 condition is not indeterminate but it is defined to give a very useful changeover (toggle) action. Toggle means that Q and Q(compliment) will switch to their opposite states. The JK Flip flop has clock input Cp and two control inputs J and K. Operation of Jk Flip Flop is completely described by truth table T FLIP FLOP The T flip flop has only the Toggle and Hold Operation. If Toggle mode operation. The output will toggle from 1 to 0 or vice versa. D FLIP FLOP Also Known as Data Flip flop Can be constructed from RS Flip Flop or JK Flip flop by addition of an inverter. Inverter is connected so that the R input is always the inverse of S (or J input is always complementary of K). The D flip flop will act as a storage element for a single binary digit (Bit). THANKS....!!!! SOME MORE CONTENTS : In electronics, a flip-flop or latch is a circuit that has two stable states and can be used to store state information. A flip-flop is a bistable multivibrator. The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs. It is the basic storage element in sequential logic. Flip-flops and latches are fundamental building blocks of digital electronics systems used in computers, communications, and many other types of systems. Flip-flops and latches are used as data storage elements. A flip-flop stores a single bit (binary digit) of data; one of its two states represents a "one" and the other represents a "zero". Such data storage can be used for storage of state, and such a circuit is described as sequential logic. THANKS!!!!!!!!!!!

Sequential logic circuits flip-flop pt 3

Sequential logic circuits flip-flop pt 3

Sequential logic circuits flip-flop pt 3

Sarah Sue Calbio

Flipflops and Excitation tables of flipflops

Flipflops and Excitation tables of flipflops

Flipflops and Excitation tables of flipflops

Trts d flip flop1

Trts d flip flop1

Trts d flip flop1abdullah254el

8.flip flops and registers

8.flip flops and registers

8.flip flops and registersDeepak Sharma

FlipflopRavindra Rathore

Sequential logic circuits flip-flop pt 1

Sequential logic circuits flip-flop pt 1

Sequential logic circuits flip-flop pt 1

Sarah Sue Calbio

Presentation on Flip Flop

Presentation on Flip Flop

Presentation on Flip Flop

Jk flip flop

Sequential circuits

Sequential circuits

Sequential circuits

What's hot (20)

Sequential circuits

Sequential circuits

Sequential circuits

Rs flipflop or SR flipFlop

Rs flipflop or SR flipFlop

Rs flipflop or SR flipFlop

Latches & flip flop

Latches & flip flop

Latches & flip flop

SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)

SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)

SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)

B sc cs i bo-de u-iv sequential circuit

B sc cs i bo-de u-iv sequential circuit

B sc cs i bo-de u-iv sequential circuit

Flip flop

Cse(b) g1 flipflop

Cse(b) g1 flipflop

Cse(b) g1 flipflop

Flip flop

Chapter 6: Sequential Logic

Chapter 6: Sequential Logic

Chapter 6: Sequential Logic

Group 10 flip flop and rs latch 1

Group 10 flip flop and rs latch 1

Group 10 flip flop and rs latch 1

BE PPT (FLIP FLOPS)

BE PPT (FLIP FLOPS)

BE PPT (FLIP FLOPS)

Sequential logic circuits flip-flop pt 3

Sequential logic circuits flip-flop pt 3

Sequential logic circuits flip-flop pt 3

Flipflops and Excitation tables of flipflops

Flipflops and Excitation tables of flipflops

Flipflops and Excitation tables of flipflops

Trts d flip flop1

Trts d flip flop1

Trts d flip flop1

8.flip flops and registers

8.flip flops and registers

8.flip flops and registers

Flipflop

Sequential logic circuits flip-flop pt 1

Sequential logic circuits flip-flop pt 1

Sequential logic circuits flip-flop pt 1

Presentation on Flip Flop

Presentation on Flip Flop

Presentation on Flip Flop

Jk flip flop

Sequential circuits

Sequential circuits

Sequential circuits

Viewers also liked

CPU Architecture - Basic

CPU Architecture - Basic

CPU Architecture - Basic

ICT+UD Arduino 융합작품 개발문서(컴퓨터기초설계)

ICT+UD Arduino 융합작품 개발문서(컴퓨터기초설계)

ICT+UD Arduino 융합작품 개발문서(컴퓨터기초설계)

Combinational Logic Circuit

Combinational Logic Circuit

Combinational Logic Circuit

AVR CPU - ATmega328

AVR CPU - ATmega328

AVR CPU - ATmega328

Serial Communication

Serial Communication

Serial Communication

TestBCD2016-1(Answer)

TestBCD2016-1(Answer)

TestBCD2016-1(Answer)

Role of CPU

CPU and Software

CPU and Software

CPU and Software

History of computers

History of computers

History of computers

Introduction to Arduino

Introduction to Arduino

Introduction to Arduino

ARM CPU

초보 프로그래머

컴퓨터기초설계(강의계획서)2017-2

컴퓨터기초설계(강의계획서)2017-2

컴퓨터기초설계(강의계획서)2017-2

CPU Architecture - Advanced

CPU Architecture - Advanced

CPU Architecture - Advanced

TestBCD2016-2(Answer)

TestBCD2016-2(Answer)

TestBCD2016-2(Answer)

Basic Computer Architecture

Basic Computer Architecture

Basic Computer Architecture

Computer 1 test prep

Computer 1 test prep

Computer 1 test prep

Evolution of computer

Evolution of computer

Evolution of computerAnkit Yadav

Evolution & History of Computers

Evolution & History of Computers

Evolution & History of ComputersRohan Ravindra Deshmukh

evolution of computers

evolution of computers

evolution of computers

Viewers also liked (20)

CPU Architecture - Basic

CPU Architecture - Basic

CPU Architecture - Basic

ICT+UD Arduino 융합작품 개발문서(컴퓨터기초설계)

ICT+UD Arduino 융합작품 개발문서(컴퓨터기초설계)

ICT+UD Arduino 융합작품 개발문서(컴퓨터기초설계)

Combinational Logic Circuit

Combinational Logic Circuit

Combinational Logic Circuit

AVR CPU - ATmega328

AVR CPU - ATmega328

AVR CPU - ATmega328

Serial Communication

Serial Communication

Serial Communication

TestBCD2016-1(Answer)

TestBCD2016-1(Answer)

TestBCD2016-1(Answer)

Role of CPU

CPU and Software

CPU and Software

CPU and Software

History of computers

History of computers

History of computers

Introduction to Arduino

Introduction to Arduino

Introduction to Arduino

ARM CPU

초보 프로그래머

컴퓨터기초설계(강의계획서)2017-2

컴퓨터기초설계(강의계획서)2017-2

컴퓨터기초설계(강의계획서)2017-2

CPU Architecture - Advanced

CPU Architecture - Advanced

CPU Architecture - Advanced

TestBCD2016-2(Answer)

TestBCD2016-2(Answer)

TestBCD2016-2(Answer)

Basic Computer Architecture

Basic Computer Architecture

Basic Computer Architecture

Computer 1 test prep

Computer 1 test prep

Computer 1 test prep

Evolution of computer

Evolution of computer

Evolution of computer

Evolution & History of Computers

Evolution & History of Computers

Evolution & History of Computers

evolution of computers

evolution of computers

evolution of computers

More from Yong Heui Cho

Android - Sensor Manager

Android - Sensor Manager

Android - Sensor Manager

Android - Broadcast Receiver

Android - Broadcast Receiver

Android - Broadcast Receiver

Android - Message

Android - Message

Android - Message

Cloud Computing

Cloud Computing

Cloud Computing

Computing Paradigm

Computing Paradigm

Computing Paradigm

TestBCD2018-2(answer)

TestBCD2018-2(answer)

TestBCD2018-2(answer)

TestSDS2018-2(answer)

TestSDS2018-2(answer)

TestSDS2018-2(answer)

TestEC2018-2(answer)

TestEC2018-2(answer)

TestEC2018-2(answer)

TestEC2018-1(answer)

TestEC2018-1(answer)

TestEC2018-1(answer)

TestBCD2018-1(answer)

TestBCD2018-1(answer)

TestBCD2018-1(answer)

TestSDS2018-1(answer)

TestSDS2018-1(answer)

TestSDS2018-1(answer)

BJT - Analysis of Bias

BJT - Analysis of Bias

BJT - Analysis of Bias

TestCloud2018-2(answer)

TestCloud2018-2(answer)

TestCloud2018-2(answer)

TestECD2018-1(answer)

TestECD2018-1(answer)

TestECD2018-1(answer)

Test-SDIC2018-2(answer)

Test-SDIC2018-2(answer)

Test-SDIC2018-2(answer)

TestCloud2018-1(answer)

TestCloud2018-1(answer)

TestCloud2018-1(answer)

Cloud Service Model

Cloud Service Model

Cloud Service Model

Test-SDIC2018-1(Answer)

Test-SDIC2018-1(Answer)

Test-SDIC2018-1(Answer)

RF 증폭기 설계(Design of RF Amplifier)-rev1

RF 증폭기 설계(Design of RF Amplifier)-rev1

RF 증폭기 설계(Design of RF Amplifier)-rev1

Computing Paradigm - rev1

Computing Paradigm - rev1

Computing Paradigm - rev1

More from Yong Heui Cho (20)

Android - Sensor Manager

Android - Sensor Manager

Android - Sensor Manager

Android - Broadcast Receiver

Android - Broadcast Receiver

Android - Broadcast Receiver

Android - Message

Android - Message

Android - Message

Cloud Computing

Cloud Computing

Cloud Computing

Computing Paradigm

Computing Paradigm

Computing Paradigm

TestBCD2018-2(answer)

TestBCD2018-2(answer)

TestBCD2018-2(answer)

TestSDS2018-2(answer)

TestSDS2018-2(answer)

TestSDS2018-2(answer)

TestEC2018-2(answer)

TestEC2018-2(answer)

TestEC2018-2(answer)

TestEC2018-1(answer)

TestEC2018-1(answer)

TestEC2018-1(answer)

TestBCD2018-1(answer)

TestBCD2018-1(answer)

TestBCD2018-1(answer)

TestSDS2018-1(answer)

TestSDS2018-1(answer)

TestSDS2018-1(answer)

BJT - Analysis of Bias

BJT - Analysis of Bias

BJT - Analysis of Bias

TestCloud2018-2(answer)

TestCloud2018-2(answer)

TestCloud2018-2(answer)

TestECD2018-1(answer)

TestECD2018-1(answer)

TestECD2018-1(answer)

Test-SDIC2018-2(answer)

Test-SDIC2018-2(answer)

Test-SDIC2018-2(answer)

TestCloud2018-1(answer)

TestCloud2018-1(answer)

TestCloud2018-1(answer)

Cloud Service Model

Cloud Service Model

Cloud Service Model

Test-SDIC2018-1(Answer)

Test-SDIC2018-1(Answer)

Test-SDIC2018-1(Answer)

RF 증폭기 설계(Design of RF Amplifier)-rev1

RF 증폭기 설계(Design of RF Amplifier)-rev1

RF 증폭기 설계(Design of RF Amplifier)-rev1

Computing Paradigm - rev1

Computing Paradigm - rev1

Computing Paradigm - rev1

Recently uploaded

By Design, not by Accident - Agile Venture Bolzano 2024

By Design, not by Accident - Agile Venture Bolzano 2024

By Design, not by Accident - Agile Venture Bolzano 2024

Pierluigi Pugliese

State of ICS and IoT Cyber Threat Landscape Report 2024 preview

State of ICS and IoT Cyber Threat Landscape Report 2024 preview

State of ICS and IoT Cyber Threat Landscape Report 2024 preview

The IoT and OT threat landscape report has been prepared by the Threat Research Team at Sectrio using data from Sectrio, cyber threat intelligence farming facilities spread across over 85 cities around the world. In addition, Sectrio also runs AI-based advanced threat and payload engagement facilities that serve as sinks to attract and engage sophisticated threat actors, and newer malware including new variants and latent threats that are at an earlier stage of development. The latest edition of the OT/ICS and IoT security Threat Landscape Report 2024 also covers: State of global ICS asset and network exposure Sectoral targets and attacks as well as the cost of ransom Global APT activity, AI usage, actor and tactic profiles, and implications Rise in volumes of AI-powered cyberattacks Major cyber events in 2024 Malware and malicious payload trends Cyberattack types and targets Vulnerability exploit attempts on CVEs Attacks on counties – USA Expansion of bot farms – how, where, and why In-depth analysis of the cyber threat landscape across North America, South America, Europe, APAC, and the Middle East Why are attacks on smart factories rising? Cyber risk predictions Axis of attacks – Europe Systemic attacks in the Middle East Download the full report from here: https://sectrio.com/resources/ot-threat-landscape-reports/sectrio-releases-ot-ics-and-iot-security-threat-landscape-report-2024/

Pushing the limits of ePRTC: 100ns holdover for 100 days

Pushing the limits of ePRTC: 100ns holdover for 100 days

Pushing the limits of ePRTC: 100ns holdover for 100 days

Generative AI Deep Dive: Advancing from Proof of Concept to Production

Generative AI Deep Dive: Advancing from Proof of Concept to Production

Generative AI Deep Dive: Advancing from Proof of Concept to Production

FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf

FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf

FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf

Elizabeth Buie - Older adults: Are we really designing for our future selves?

Elizabeth Buie - Older adults: Are we really designing for our future selves?

Elizabeth Buie - Older adults: Are we really designing for our future selves?

GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...

GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...

GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...

Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx

Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx

Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx

nkrafacyberclub

The Metaverse and AI: how can decision-makers harness the Metaverse for their...

The Metaverse and AI: how can decision-makers harness the Metaverse for their...

The Metaverse and AI: how can decision-makers harness the Metaverse for their...

The Metaverse is popularized in science fiction, and now it is becoming closer to being a part of our daily lives through the use of social media and shopping companies. How can businesses survive in a world where Artificial Intelligence is becoming the present as well as the future of technology, and how does the Metaverse fit into business strategy when futurist ideas are developing into reality at accelerated rates? How do we do this when our data isn't up to scratch? How can we move towards success with our data so we are set up for the Metaverse when it arrives? How can you help your company evolve, adapt, and succeed using Artificial Intelligence and the Metaverse to stay ahead of the competition? What are the potential issues, complications, and benefits that these technologies could bring to us and our organizations? In this session, Jen Stirrup will explain how to start thinking about these technologies as an organisation.

Securing your Kubernetes cluster_ a step-by-step guide to success !

Securing your Kubernetes cluster_ a step-by-step guide to success !

Securing your Kubernetes cluster_ a step-by-step guide to success !

Today, after several years of existence, an extremely active community and an ultra-dynamic ecosystem, Kubernetes has established itself as the de facto standard in container orchestration. Thanks to a wide range of managed services, it has never been so easy to set up a ready-to-use Kubernetes cluster. However, this ease of use means that the subject of security in Kubernetes is often left for later, or even neglected. This exposes companies to significant risks. In this talk, I'll show you step-by-step how to secure your Kubernetes cluster for greater peace of mind and reliability.

Climate Impact of Software Testing at Nordic Testing Days

Climate Impact of Software Testing at Nordic Testing Days

Climate Impact of Software Testing at Nordic Testing Days

My slides at Nordic Testing Days 6.6.2024 Climate impact / sustainability of software testing discussed on the talk. ICT and testing must carry their part of global responsibility to help with the climat warming. We can minimize the carbon footprint but we can also have a carbon handprint, a positive impact on the climate. Quality characteristics can be added with sustainability, and then measured continuously. Test environments can be used less, and in smaller scale and on demand. Test techniques can be used in optimizing or minimizing number of tests. Test automation can be used to speed up testing.

Removing Uninteresting Bytes in Software Fuzzing

Removing Uninteresting Bytes in Software Fuzzing

Removing Uninteresting Bytes in Software Fuzzing

Imagine a world where software fuzzing, the process of mutating bytes in test seeds to uncover hidden and erroneous program behaviors, becomes faster and more effective. A lot depends on the initial seeds, which can significantly dictate the trajectory of a fuzzing campaign, particularly in terms of how long it takes to uncover interesting behaviour in your code. We introduce DIAR, a technique designed to speedup fuzzing campaigns by pinpointing and eliminating those uninteresting bytes in the seeds. Picture this: instead of wasting valuable resources on meaningless mutations in large, bloated seeds, DIAR removes the unnecessary bytes, streamlining the entire process. In this work, we equipped AFL, a popular fuzzer, with DIAR and examined two critical Linux libraries -- Libxml's xmllint, a tool for parsing xml documents, and Binutil's readelf, an essential debugging and security analysis command-line tool used to display detailed information about ELF (Executable and Linkable Format). Our preliminary results show that AFL+DIAR does not only discover new paths more quickly but also achieves higher coverage overall. This work thus showcases how starting with lean and optimized seeds can lead to faster, more comprehensive fuzzing campaigns -- and DIAR helps you find such seeds. - These are slides of the talk given at IEEE International Conference on Software Testing Verification and Validation Workshop, ICSTW 2022.

Accelerate your Kubernetes clusters with Varnish Caching

Accelerate your Kubernetes clusters with Varnish Caching

Accelerate your Kubernetes clusters with Varnish Caching

Quantum Computing: Current Landscape and the Future Role of APIs

Quantum Computing: Current Landscape and the Future Role of APIs

Quantum Computing: Current Landscape and the Future Role of APIs

Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...

Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...

Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...

UiPathCommunity

💥 Speed, accuracy, and scaling – discover the superpowers of GenAI in action with UiPath Document Understanding and Communications Mining™: See how to accelerate model training and optimize model performance with active learning Learn about the latest enhancements to out-of-the-box document processing – with little to no training required Get an exclusive demo of the new family of UiPath LLMs – GenAI models specialized for processing different types of documents and messages This is a hands-on session specifically designed for automation developers and AI enthusiasts seeking to enhance their knowledge in leveraging the latest intelligent document processing capabilities offered by UiPath. Speakers: 👨‍🏫 Andras Palfi, Senior Product Manager, UiPath 👩‍🏫 Lenka Dulovicova, Product Program Manager, UiPath

GraphRAG is All You need? LLM & Knowledge Graph

GraphRAG is All You need? LLM & Knowledge Graph

GraphRAG is All You need? LLM & Knowledge Graph

Guy Korland, CEO and Co-founder of FalkorDB, will review two articles on the integration of language models with knowledge graphs. 1. Unifying Large Language Models and Knowledge Graphs: A Roadmap. https://arxiv.org/abs/2306.08302 2. Microsoft Research's GraphRAG paper and a review paper on various uses of knowledge graphs: https://www.microsoft.com/en-us/research/blog/graphrag-unlocking-llm-discovery-on-narrative-private-data/

Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf

Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf

Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf

Introduction to CHERI technology - Cybersecurity

Introduction to CHERI technology - Cybersecurity

Introduction to CHERI technology - Cybersecurity

GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...

GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...

GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...

Effective Application Security in Software Delivery lifecycle using Deployment Firewall and DBOM The modern software delivery process (or the CI/CD process) includes many tools, distributed teams, open-source code, and cloud platforms. Constant focus on speed to release software to market, along with the traditional slow and manual security checks has caused gaps in continuous security as an important piece in the software supply chain. Today organizations feel more susceptible to external and internal cyber threats due to the vast attack surface in their applications supply chain and the lack of end-to-end governance and risk management. The software team must secure its software delivery process to avoid vulnerability and security breaches. This needs to be achieved with existing tool chains and without extensive rework of the delivery processes. This talk will present strategies and techniques for providing visibility into the true risk of the existing vulnerabilities, preventing the introduction of security issues in the software, resolving vulnerabilities in production environments quickly, and capturing the deployment bill of materials (DBOM). Speakers: Bob Boule Robert Boule is a technology enthusiast with PASSION for technology and making things work along with a knack for helping others understand how things work. He comes with around 20 years of solution engineering experience in application security, software continuous delivery, and SaaS platforms. He is known for his dynamic presentations in CI/CD and application security integrated in software delivery lifecycle. Gopinath Rebala Gopinath Rebala is the CTO of OpsMx, where he has overall responsibility for the machine learning and data processing architectures for Secure Software Delivery. Gopi also has a strong connection with our customers, leading design and architecture for strategic implementations. Gopi is a frequent speaker and well-known leader in continuous delivery and integrating security into software delivery.

FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf

FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf

FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf

Recently uploaded (20)

By Design, not by Accident - Agile Venture Bolzano 2024

By Design, not by Accident - Agile Venture Bolzano 2024

By Design, not by Accident - Agile Venture Bolzano 2024

State of ICS and IoT Cyber Threat Landscape Report 2024 preview

State of ICS and IoT Cyber Threat Landscape Report 2024 preview

State of ICS and IoT Cyber Threat Landscape Report 2024 preview

Pushing the limits of ePRTC: 100ns holdover for 100 days

Pushing the limits of ePRTC: 100ns holdover for 100 days

Pushing the limits of ePRTC: 100ns holdover for 100 days

Generative AI Deep Dive: Advancing from Proof of Concept to Production

Generative AI Deep Dive: Advancing from Proof of Concept to Production

Generative AI Deep Dive: Advancing from Proof of Concept to Production

FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf

FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf

FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf

Elizabeth Buie - Older adults: Are we really designing for our future selves?

Elizabeth Buie - Older adults: Are we really designing for our future selves?

Elizabeth Buie - Older adults: Are we really designing for our future selves?

GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...

GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...

GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...

Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx

Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx

Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx

The Metaverse and AI: how can decision-makers harness the Metaverse for their...

The Metaverse and AI: how can decision-makers harness the Metaverse for their...

The Metaverse and AI: how can decision-makers harness the Metaverse for their...

Securing your Kubernetes cluster_ a step-by-step guide to success !

Securing your Kubernetes cluster_ a step-by-step guide to success !

Securing your Kubernetes cluster_ a step-by-step guide to success !

Climate Impact of Software Testing at Nordic Testing Days

Climate Impact of Software Testing at Nordic Testing Days

Climate Impact of Software Testing at Nordic Testing Days

Removing Uninteresting Bytes in Software Fuzzing

Removing Uninteresting Bytes in Software Fuzzing

Removing Uninteresting Bytes in Software Fuzzing

Accelerate your Kubernetes clusters with Varnish Caching

Accelerate your Kubernetes clusters with Varnish Caching

Accelerate your Kubernetes clusters with Varnish Caching

Quantum Computing: Current Landscape and the Future Role of APIs

Quantum Computing: Current Landscape and the Future Role of APIs

Quantum Computing: Current Landscape and the Future Role of APIs

Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...

Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...

Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...

GraphRAG is All You need? LLM & Knowledge Graph

GraphRAG is All You need? LLM & Knowledge Graph

GraphRAG is All You need? LLM & Knowledge Graph

Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf

Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf

Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf

Introduction to CHERI technology - Cybersecurity

Introduction to CHERI technology - Cybersecurity

Introduction to CHERI technology - Cybersecurity

GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...

GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...

GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...

FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf

FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf

FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf

Analog and Digital I/O

1. Analog and Digital I/O Yong Heui Cho @ Mokwon University

2. Basic Computer Design 10. Role of CPU 11. CPU and Software 12. Analog and Digital I/O 13. Serial Communication

3. 3 Digital Control 3

4. 4 Digital Output • pinMode(nPin, OUTPUT) • digitalWrite(nPin, HIGH) • digitalWrite(nPin, LOW) 4

5. 5 Digital Input • pinMode(nPin, INPUT) • digitalRead(nPin) 5

6. 6 Pullup Input • pinMode(nPin, INPUT_PULLUP) 6

7. 7 Analog Input • analogRead(nPin) – ADC (Analog to Digital Converter) – return = 0~1023 (reference: 0 ~ 5V) 7

8. 8 Analog Output • analogWrite(nPin, val) – val: 0 ~ 255 (100%), 490 or 980 Hz – Fake analog output • PWM (Pulse Width Modulation) 8