EE 290C is a course on CMOS analog design using all-region MOSFET modeling taught by Carlos Galup-Montoro. [1] The course format includes two hours of lecture and one hour of project discussion per week. [2] Prerequisites for the course are EE140 Linear Integrated Circuits or equivalent, and grading is based on homework assignments and a project. [3] The course aims to provide an understanding of MOSFET modeling and application to the design of basic CMOS building blocks and operational amplifiers.
An application-specific IC (ASIC) can be either a digital or an analog circuit. As their name implies, ASICs are not reconfigurable; they perform only one specific function. For example, a speed controller IC for a remote control car is hard-wired to do one job and could never become a microprocessor. An ASIC does not contain any ability to follow alternate instructions.
Field Effect Transistor, JFET, Metal Oxide Semiconductor Field Effect Transistor, Depletion MOSFET, Enhancement MoSFET, Construction, Basic operation, Regions of Operation, Drain Characteristics, Transfer Characteristics, Biasing, Non-Ideal Characteristics of E-MOSFET, DC Analysis, AC equivalent circuit and Parameters, E-MOSFET as an Amplifier, AC analysis, MOSFET as a Switch, MOSFET as a diode, MOSFET as a resistor, High frequency equivalent circuit, Miller Capacitance, Frequency Response, NMOS and CMOS inverter
An application-specific IC (ASIC) can be either a digital or an analog circuit. As their name implies, ASICs are not reconfigurable; they perform only one specific function. For example, a speed controller IC for a remote control car is hard-wired to do one job and could never become a microprocessor. An ASIC does not contain any ability to follow alternate instructions.
Field Effect Transistor, JFET, Metal Oxide Semiconductor Field Effect Transistor, Depletion MOSFET, Enhancement MoSFET, Construction, Basic operation, Regions of Operation, Drain Characteristics, Transfer Characteristics, Biasing, Non-Ideal Characteristics of E-MOSFET, DC Analysis, AC equivalent circuit and Parameters, E-MOSFET as an Amplifier, AC analysis, MOSFET as a Switch, MOSFET as a diode, MOSFET as a resistor, High frequency equivalent circuit, Miller Capacitance, Frequency Response, NMOS and CMOS inverter
SPICE LEVEL I/LEVEL II/LEVEL III AND BSIM MODELSPraveen Kumar
SPICE LEVEL I/LEVEL II/LEVEL III AND BSIM MODELS
SPICE introduction
working
adaptions
detailed discussion on each models
SPICE Modeling in BSIM
features
bulk voltage on large signal model
velocity saturation
weak inversion operation
impact ionization
SPICE LEVEL I/LEVEL II/LEVEL III AND BSIM MODELSPraveen Kumar
SPICE LEVEL I/LEVEL II/LEVEL III AND BSIM MODELS
SPICE introduction
working
adaptions
detailed discussion on each models
SPICE Modeling in BSIM
features
bulk voltage on large signal model
velocity saturation
weak inversion operation
impact ionization
Electrical current, voltage, resistance, capacitance, and inductance are a few of the basic elements of electronics and radio. Apart from current, voltage, resistance, capacitance, and inductance, there are many other interesting elements to electronic technology. ... Use Electronics Notes to learn electronics online.
Electrical current, voltage, resistance, capacitance, and inductance are a few of the basic elements of electronics and radio. Apart from current, voltage, resistance, capacitance, and inductance, there are many other interesting elements to electronic technology. ... Use Electronics Notes to learn electronics online. basic electronics notes
The presentation covers Bipolar Junction Transistor: Construction, Operation, Transistor configurations and input / output characteristics; Common Base, Common Emitter, and Common Collector
Rec101 unit ii (part 2) bjt biasing and re modelDr Naim R Kidwai
The presentation covers BJT Biasing: Operating Point or Q point, Fixed-Bias, Emitter Bias, Voltage-Divider Bias, Collector Feedback bias, Emitter-Follower bias, common base bias, bias Stabilization and re model of CB/ CE/ CC configuration
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf91mobiles
91mobiles recently conducted a Smart TV Buyer Insights Survey in which we asked over 3,000 respondents about the TV they own, aspects they look at on a new TV, and their TV buying preferences.
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...James Anderson
Effective Application Security in Software Delivery lifecycle using Deployment Firewall and DBOM
The modern software delivery process (or the CI/CD process) includes many tools, distributed teams, open-source code, and cloud platforms. Constant focus on speed to release software to market, along with the traditional slow and manual security checks has caused gaps in continuous security as an important piece in the software supply chain. Today organizations feel more susceptible to external and internal cyber threats due to the vast attack surface in their applications supply chain and the lack of end-to-end governance and risk management.
The software team must secure its software delivery process to avoid vulnerability and security breaches. This needs to be achieved with existing tool chains and without extensive rework of the delivery processes. This talk will present strategies and techniques for providing visibility into the true risk of the existing vulnerabilities, preventing the introduction of security issues in the software, resolving vulnerabilities in production environments quickly, and capturing the deployment bill of materials (DBOM).
Speakers:
Bob Boule
Robert Boule is a technology enthusiast with PASSION for technology and making things work along with a knack for helping others understand how things work. He comes with around 20 years of solution engineering experience in application security, software continuous delivery, and SaaS platforms. He is known for his dynamic presentations in CI/CD and application security integrated in software delivery lifecycle.
Gopinath Rebala
Gopinath Rebala is the CTO of OpsMx, where he has overall responsibility for the machine learning and data processing architectures for Secure Software Delivery. Gopi also has a strong connection with our customers, leading design and architecture for strategic implementations. Gopi is a frequent speaker and well-known leader in continuous delivery and integrating security into software delivery.
Transcript: Selling digital books in 2024: Insights from industry leaders - T...BookNet Canada
The publishing industry has been selling digital audiobooks and ebooks for over a decade and has found its groove. What’s changed? What has stayed the same? Where do we go from here? Join a group of leading sales peers from across the industry for a conversation about the lessons learned since the popularization of digital books, best practices, digital book supply chain management, and more.
Link to video recording: https://bnctechforum.ca/sessions/selling-digital-books-in-2024-insights-from-industry-leaders/
Presented by BookNet Canada on May 28, 2024, with support from the Department of Canadian Heritage.
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualityInflectra
In this insightful webinar, Inflectra explores how artificial intelligence (AI) is transforming software development and testing. Discover how AI-powered tools are revolutionizing every stage of the software development lifecycle (SDLC), from design and prototyping to testing, deployment, and monitoring.
Learn about:
• The Future of Testing: How AI is shifting testing towards verification, analysis, and higher-level skills, while reducing repetitive tasks.
• Test Automation: How AI-powered test case generation, optimization, and self-healing tests are making testing more efficient and effective.
• Visual Testing: Explore the emerging capabilities of AI in visual testing and how it's set to revolutionize UI verification.
• Inflectra's AI Solutions: See demonstrations of Inflectra's cutting-edge AI tools like the ChatGPT plugin and Azure Open AI platform, designed to streamline your testing process.
Whether you're a developer, tester, or QA professional, this webinar will give you valuable insights into how AI is shaping the future of software delivery.
State of ICS and IoT Cyber Threat Landscape Report 2024 previewPrayukth K V
The IoT and OT threat landscape report has been prepared by the Threat Research Team at Sectrio using data from Sectrio, cyber threat intelligence farming facilities spread across over 85 cities around the world. In addition, Sectrio also runs AI-based advanced threat and payload engagement facilities that serve as sinks to attract and engage sophisticated threat actors, and newer malware including new variants and latent threats that are at an earlier stage of development.
The latest edition of the OT/ICS and IoT security Threat Landscape Report 2024 also covers:
State of global ICS asset and network exposure
Sectoral targets and attacks as well as the cost of ransom
Global APT activity, AI usage, actor and tactic profiles, and implications
Rise in volumes of AI-powered cyberattacks
Major cyber events in 2024
Malware and malicious payload trends
Cyberattack types and targets
Vulnerability exploit attempts on CVEs
Attacks on counties – USA
Expansion of bot farms – how, where, and why
In-depth analysis of the cyber threat landscape across North America, South America, Europe, APAC, and the Middle East
Why are attacks on smart factories rising?
Cyber risk predictions
Axis of attacks – Europe
Systemic attacks in the Middle East
Download the full report from here:
https://sectrio.com/resources/ot-threat-landscape-reports/sectrio-releases-ot-ics-and-iot-security-threat-landscape-report-2024/
Key Trends Shaping the Future of Infrastructure.pdfCheryl Hung
Keynote at DIGIT West Expo, Glasgow on 29 May 2024.
Cheryl Hung, ochery.com
Sr Director, Infrastructure Ecosystem, Arm.
The key trends across hardware, cloud and open-source; exploring how these areas are likely to mature and develop over the short and long-term, and then considering how organisations can position themselves to adapt and thrive.
GraphRAG is All You need? LLM & Knowledge GraphGuy Korland
Guy Korland, CEO and Co-founder of FalkorDB, will review two articles on the integration of language models with knowledge graphs.
1. Unifying Large Language Models and Knowledge Graphs: A Roadmap.
https://arxiv.org/abs/2306.08302
2. Microsoft Research's GraphRAG paper and a review paper on various uses of knowledge graphs:
https://www.microsoft.com/en-us/research/blog/graphrag-unlocking-llm-discovery-on-narrative-private-data/
Neuro-symbolic is not enough, we need neuro-*semantic*Frank van Harmelen
Neuro-symbolic (NeSy) AI is on the rise. However, simply machine learning on just any symbolic structure is not sufficient to really harvest the gains of NeSy. These will only be gained when the symbolic structures have an actual semantics. I give an operational definition of semantics as “predictable inference”.
All of this illustrated with link prediction over knowledge graphs, but the argument is general.
Generating a custom Ruby SDK for your web service or Rails API using Smithyg2nightmarescribd
Have you ever wanted a Ruby client API to communicate with your web service? Smithy is a protocol-agnostic language for defining services and SDKs. Smithy Ruby is an implementation of Smithy that generates a Ruby SDK using a Smithy model. In this talk, we will explore Smithy and Smithy Ruby to learn how to generate custom feature-rich SDKs that can communicate with any web service, such as a Rails JSON API.
DevOps and Testing slides at DASA ConnectKari Kakkonen
My and Rik Marselis slides at 30.5.2024 DASA Connect conference. We discuss about what is testing, then what is agile testing and finally what is Testing in DevOps. Finally we had lovely workshop with the participants trying to find out different ways to think about quality and testing in different parts of the DevOps infinity loop.
Essentials of Automations: Optimizing FME Workflows with ParametersSafe Software
Are you looking to streamline your workflows and boost your projects’ efficiency? Do you find yourself searching for ways to add flexibility and control over your FME workflows? If so, you’re in the right place.
Join us for an insightful dive into the world of FME parameters, a critical element in optimizing workflow efficiency. This webinar marks the beginning of our three-part “Essentials of Automation” series. This first webinar is designed to equip you with the knowledge and skills to utilize parameters effectively: enhancing the flexibility, maintainability, and user control of your FME projects.
Here’s what you’ll gain:
- Essentials of FME Parameters: Understand the pivotal role of parameters, including Reader/Writer, Transformer, User, and FME Flow categories. Discover how they are the key to unlocking automation and optimization within your workflows.
- Practical Applications in FME Form: Delve into key user parameter types including choice, connections, and file URLs. Allow users to control how a workflow runs, making your workflows more reusable. Learn to import values and deliver the best user experience for your workflows while enhancing accuracy.
- Optimization Strategies in FME Flow: Explore the creation and strategic deployment of parameters in FME Flow, including the use of deployment and geometry parameters, to maximize workflow efficiency.
- Pro Tips for Success: Gain insights on parameterizing connections and leveraging new features like Conditional Visibility for clarity and simplicity.
We’ll wrap up with a glimpse into future webinars, followed by a Q&A session to address your specific questions surrounding this topic.
Don’t miss this opportunity to elevate your FME expertise and drive your projects to new heights of efficiency.
UiPath Test Automation using UiPath Test Suite series, part 3DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 3. In this session, we will cover desktop automation along with UI automation.
Topics covered:
UI automation Introduction,
UI automation Sample
Desktop automation flow
Pradeep Chinnala, Senior Consultant Automation Developer @WonderBotz and UiPath MVP
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
The Art of the Pitch: WordPress Relationships and SalesLaura Byrne
Clients don’t know what they don’t know. What web solutions are right for them? How does WordPress come into the picture? How do you make sure you understand scope and timeline? What do you do if sometime changes?
All these questions and more will be explored as we talk about matching clients’ needs with what your agency offers without pulling teeth or pulling your hair out. Practical tips, and strategies for successful relationship building that leads to closing the deal.
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
CMOS Analog Design Lect 1
1. EE 290C
CMOS Analog Design Using
All-region MOSFET Modeling
Carlos Galup-Montoro
Univ. of Santa Catarina, Brazil; UC Berkeley
373 Cory Hall
carlosgalup@gmail.com
http://eel.ufsc.br/~lci/faculty.html
2. 290C Basics
Course Format: Two hours of lecture and one hour
of project discussion per week
Prerequisites: EE140 Linear Integrated Circuits or
equivalent
Grading Policy: Homework 50% + Project 50%
Textbook: CMOS Analog Design Using All-region
MOSFET Modeling, M. C. Schneider and C. Galup-
Montoro, Cambridge University Press, 2009
CMOS Analog Design Using All Region MOSFET Modeling 2
3. Analog Bipolar and MOS Circuits
•Bipolar and MOS
A. B. Grebene, Bipolar and MOS Analog Integrated Circuit Design, 1983.
K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and
Systems, 1994.
D. A. Johns and K. Martin, Analog Integrated Circuit Design, 1997.
P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of
Analog Integrated Circuits, Fourth Edition, 2001.
W. M. C. Sansen, Analog Design Essentials, Springer, Dordrecht, 2006
•MOS
B. Razavi, Design of Analog CMOS Integrated Circuits, 2001.
F. Maloberti, Analog Design for CMOS VLSI Systems, 2001.
P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, 2002.
CMOS Analog Design Using All Region MOSFET Modeling 3
4. Important Differences between Bipolar
Transistors (BJTs) and MOSFETs
A) BJTs are three-terminal devices and MOSFETs are four-
terminal devices
B) Differences in the internal symmetries of the most
commonly used BJTs and MOSFETs
C) BJT exponential current law vs. MOS current law
D) The geometric degrees of freedom for MOSFETs in
analog design
E) Quality of BJT and MOSFET models
CMOS Analog Design Using All Region MOSFET Modeling 4
5. Ebers-Moll Equivalent Circuit of an npn
Transistor
Forward and reverse currents
IE
IC
α R IR αFIF
DE C
DC
E
IR
IF
IC = α F I F − I R IB
IE = αR IR − IF B
I B = −( I C + I E ) = (1 − α F ) I F + (1 − α R ) I R
5
CMOS Analog Design Using All Region MOSFET Modeling
6. The Capacitive Model of the MOS
Structure
VGB VGB
depletion
′
Cox
region
φs ′
dφs Cox 1
= =
φs
′ ′
dVGB Cox + Cb n
′
Cb
p- type neutral
region
CMOS Analog Design Using All Region MOSFET Modeling 6
7. MOSFET: Symmetric Strong and Weak
Inversion Models
Strong inversion VGB
VDB
VSB
ID
ID = IF − IR
n+ n+
β 2
(V − nVSB ( DB ) − VT 0 )
IF (R) = p-type substrate
GB
2n
(b)
W
′
β= µ Cox
weak inversion L
W (VGB −VT 0 − nVSB ) / nφt
( )
− e( GB T 0 DB ) t
/ nφ
V −V − nV
I D = I F − I R = I0 e
L 7
CMOS Analog Design Using All Region MOSFET Modeling
8. Intrinsic Gain Stages: (a) Common-
Source and (b) Common-Emitter
Amplifiers
CMOS Analog Design Using All Region MOSFET Modeling 8
9. Small-Signal Circuit and Frequency
Response of the Amplifiers
gm
vo ≅ − vi
jωCL
ω >> ωb
9
CMOS Analog Design Using All Region MOSFET Modeling
10. Design of Common-Emitter and
Common-Source Amplifiers
Av (ωu ) = 1 g m = ω u C L = 2 π .G B W .C L
BJT VBE /φt
IC = I S e I C = g mφt = 2π .GBW .CL .φt
MOSFET
2
1 W ng m
2
µ Cox (VGB − VT 0 − nVSB )
′
= =
I Dsi I Dsi
2 µ Cox (W / L )
2n L ′
CMOS Analog Design Using All Region MOSFET Modeling 10
11. Example: GBW = 10 MHz, CL = 10 pF
µ Cox = 80·10-6 A/V2, n = 1.35
′
g m = 2π .GBW .CL = 628µ A / V
IDsi (µA)1 ID (µA)2
W/L µ µ
0 22
∞
500 6.6 28.6
100 33.2 55.2
50 66.4 88.4
10 332 354
1Strong inversion model. 2 Accurate all-
region MOSFET model
CMOS Analog Design Using All Region MOSFET Modeling 11
12. All Region “Empirical” Model of the
MOSFET
I D = 22 µA + I Dsi
IWI = ng mφt = 1.35 ⋅ 628 ⋅10−6.26 ⋅10−3 = 22 µA
gm
= ng mφt 1 +
I D = IWI + I Dsi
2 µ Coxφt (W / L )
′
(W / L )th
1 +
I D = IWI g m = (W / L )th µ ( 2Coxφt )
′
(W / L )
12
CMOS Analog Design Using All Region MOSFET Modeling
13. Aspect Ratio vs. Current Excess in a
MOSFET Design
(W / L )th
1 +
I D = IWI
(W / L )
CMOS Analog Design Using All Region MOSFET Modeling 13
14. Consistent Modeling of FETs: Use of
Series Associations of FETs
D
ID
MD
WD
LD
W
I =( ) [g( V , V ) - g( V , V )]
G X
D eq G S G D
L
WS
LS
W W
MS
(
) D ( )S
W L L
( ) eq =
S B
W W
L
( ) D + ( )S
L L
CMOS Analog Design Using All Region MOSFET Modeling 14
16. Series Associations of FET’s vs. Long
Channel MOSFETs
Series association Long-channel
nominal VT L-dependent VT
Characterize one L-dependent characterization
transistor ( performance (halo/pocket implants effects)
of the shortest transistor
is “optimized”)
L-dependent accuracy
“accurate” for current
mirrors
Gate current more
predictable CMOS Analog Design Using All Region MOSFET Modeling 16
17. M:1
Iin
Application of Series IOut
∆βaj, ∆VTaj
M ∆βB ∆VTB
A
Parallel Associations of FETs- Ma MB
VG
Three M:1 Current Mirrors (a)
MA = M parallel Ma transistors
a) M :1 IOut
N2 : 1 MB
Iin
N
MA Mb2
VG
Ma1
B) N=√M, N:1/N N
(b)
IOut
MB
Iin M:1
N
Mb
C) M: N/N MA
Ma
M N
(c)
CMOS Analog Design Using All Region MOSFET Modeling 17
18. Current Mismatch in Two M:1 Current
Mirrors
Arnaud, JSSC Sep. 06
18
CMOS Analog Design Using All Region MOSFET Modeling
19. M-2M Digital-to-Analog Converter 1:
Mbb can be substituted by set of four transistors
ID2
ID1
Mc Md
ID
Mbc Mbd
Ma Mba Mbb
VG
ID1 ID2a ID2b
CMOS Analog Design Using All Region MOSFET Modeling 19
20. M-2M Digital-to-Analog Converter 2:
8 bit DAC with M-2M Ladder
IB VB VR IR
MB1 M71 M61 M64 M01 M04 M00
MB2 M72 M73 M62 M63 M02 M03
Q7 -Q7 Q6 -Q6 Q0 -Q0
Q7 Q6 Q0
-Q7 -Q6 -Q0
I0
V0
IG
GB VG
Q7 Q6 Q1 Q0
Di Do
D Q D Q D Q D Q
ck ck ck ck
Ck
CMOS Analog Design Using All Region MOSFET Modeling 20
21. M-2M Digital-to-Analog Converter 3:
Normalized current mismatch for a 10 µm x 10 µm
transistor
21
CMOS Analog Design Using All Region MOSFET Modeling
22. M-2M Digital-to-Analog Converter 4
Standard deviation of the measured error from 20
samples of DAC0 CMOS Analog Design Using All Region MOSFET Modeling 22
23. M-2M Digital-to-Analog Converter 5
Klimach. ISCAS 08
Top area is the M-2M ladder and the bottom area is the
serial register. CMOS Analog Design Using All Region MOSFET Modeling 23
24. 290C Course Outline
- MOSFET modeling (3 weeks)
- Mismatch and noise (2 weeks)
- Basic CMOS building blocks (5 weeks)
- Op amps ( 4 weeks)
24
CMOS Analog Design Using All Region MOSFET Modeling
25. 290C Learning Goals
Understand and use an all-region ( accumulation,
WI, MI and SI) compact MOSFET model for analog
design
Acquire a deep understanding ( nonlinearities,
noise, mismatch) of the basic CMOS build blocks
and op amps
Apply the above concepts in a design project
25
CMOS Analog Design Using All Region MOSFET Modeling
26. Similar Approaches to CMOS Design
Paul G. A. Jespers; The gm/ID Design Methodology for CMOS
Analog Low Power Integrated Circuits
2009, ISBN: 978-0-387-47100-6
D. M. Binkley; Tradeoffs and Optimization in Analog CMOS
Design ISBN: 978-0-470-03136-0, Wiley 2008.
Danica Stefanovic and Maher Kayal; Structured Analog CMOS
Design Series: Analog Circuits and Signal Processing
2009, ISBN: 978-1-4020-8572-7
CMOS Analog Design Using All Region MOSFET Modeling 26