SlideShare a Scribd company logo

10 Instruction Sets Characteristics

•Download as PPT, PDF•
•
J
Jeanie Delos Arcos

The document discusses instruction sets and their characteristics. It covers topics like instruction formats, types of instructions, addressing modes, operand types, and byte ordering. Instruction sets have operation codes, operands, and addressing that reference locations in memory or registers. Design decisions for instruction sets include the operation repertoire, number of registers, and addressing modes.

1 of 40
William Stallings Computer Organization and Architecture 7 th Edition Chapter 10 Instruction Sets: Characteristics and Functions
What is an Instruction Set? ,[object Object],[object Object],[object Object],[object Object]
Elements of an Instruction ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Where have all the Operands Gone? ,[object Object],[object Object],[object Object],[object Object],[object Object]
Instruction Cycle State Diagram
Instruction Representation ,[object Object],[object Object],[object Object],[object Object],[object Object]
Simple Instruction Format
Instruction Types ,[object Object],[object Object],[object Object],[object Object]
Number of Addresses (a) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Number of Addresses (b) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Number of Addresses (c) ,[object Object],[object Object],[object Object],[object Object]
Number of Addresses (d) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
How Many Addresses ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Design Decisions (1) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Design Decisions (2) ,[object Object],[object Object],[object Object],[object Object],[object Object]
Types of Operand ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Pentium Data Types ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Specific Data Types ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Pentium Numeric Data Formats
PowerPC Data Types ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Types of Operation ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Data Transfer ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Arithmetic ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Shift and Rotate Operations
Logical ,[object Object],[object Object]
Conversion ,[object Object]
Input/Output ,[object Object],[object Object],[object Object]
Systems Control ,[object Object],[object Object],[object Object],[object Object],[object Object]
Transfer of Control ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Branch Instruction
Nested Procedure Calls
Use of Stack
Stack Frame Growth Using Sample Procedures P and Q
Exercise For Reader ,[object Object],[object Object],[object Object]
Byte Order (A portion of chips?) ,[object Object],[object Object],[object Object]
Byte Order (example) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Byte Order Names ,[object Object],[object Object],[object Object],[object Object],[object Object]
Example of C Data Structure
Alternative View of Memory Map
Standard…What Standard? ,[object Object],[object Object],[object Object],[object Object],[object Object]

Recommended

Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Kamal Acharya
 
Computer architecture register transfer languages rtl
Computer architecture register transfer languages rtlComputer architecture register transfer languages rtl
Computer architecture register transfer languages rtl
Mazin Alwaaly
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
Mazin Alwaaly
 
Cache memory
Cache memoryCache memory
Cache memory
Ansari Maviya
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
Balakrishna Chowdary
 
Signed Addition And Subtraction
Signed Addition And SubtractionSigned Addition And Subtraction
Signed Addition And Subtraction
Keyur Vadodariya
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
Sandesh Jonchhe
 
Stack organization
Stack organizationStack organization
Stack organization
chauhankapil
 

Recommended

Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Kamal Acharya
 
Computer architecture register transfer languages rtl
Computer architecture register transfer languages rtlComputer architecture register transfer languages rtl
Computer architecture register transfer languages rtl
Mazin Alwaaly
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
Mazin Alwaaly
 
Cache memory
Cache memoryCache memory
Cache memory
Ansari Maviya
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
Balakrishna Chowdary
 
Signed Addition And Subtraction
Signed Addition And SubtractionSigned Addition And Subtraction
Signed Addition And Subtraction
Keyur Vadodariya
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
Sandesh Jonchhe
 
Stack organization
Stack organizationStack organization
Stack organization
chauhankapil
 
Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference Instructions
Rabin BK
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
karthiga selvaraju
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
Subhasis Dash
 
Computer Organization and Architecture.pptx
Computer Organization and Architecture.pptxComputer Organization and Architecture.pptx
Computer Organization and Architecture.pptx
AshokRachapalli1
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
Zubair Khalid
 
Computer organisation -morris mano
Computer organisation -morris manoComputer organisation -morris mano
Computer organisation -morris mano
vishnu murthy
 
Computer registers
Computer registersComputer registers
Computer registers
DeepikaT13
 
Input & Output
Input & OutputInput & Output
Input & Output
Dilum Bandara
 
Von-Neumann machine and IAS architecture
Von-Neumann machine and IAS architectureVon-Neumann machine and IAS architecture
Von-Neumann machine and IAS architecture
Shishir Aryal
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
abdosaidgkv
 
Direct memory access
Direct memory accessDirect memory access
Direct memory access
Roshan kumar sahu
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle pptsheetal singh
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism)
A B Shinde
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
Nikhil Pandit
 
Computer organization memory
Computer organization memoryComputer organization memory
Computer organization memory
Deepak John
 
INTERCONNECTION STRUCTURE
INTERCONNECTION STRUCTUREINTERCONNECTION STRUCTURE
INTERCONNECTION STRUCTURE
VENNILAV6
 
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentation
mahalakshmimalini
 
Branch prediction
Branch predictionBranch prediction
Branch prediction
Aneesh Raveendran
 
Internal architecture-of-8086
Internal architecture-of-8086Internal architecture-of-8086
Internal architecture-of-8086
Estiak Khan
 
09 Arithmetic
09 Arithmetic09 Arithmetic
09 ArithmeticJeanie Delos Arcos
 
10 instruction sets characteristics
10 instruction sets characteristics10 instruction sets characteristics
10 instruction sets characteristicsSher Shah Merkhel
 

More Related Content

What's hot

Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference Instructions
Rabin BK
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
karthiga selvaraju
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
Subhasis Dash
 
Computer Organization and Architecture.pptx
Computer Organization and Architecture.pptxComputer Organization and Architecture.pptx
Computer Organization and Architecture.pptx
AshokRachapalli1
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
Zubair Khalid
 
Computer organisation -morris mano
Computer organisation -morris manoComputer organisation -morris mano
Computer organisation -morris mano
vishnu murthy
 
Computer registers
Computer registersComputer registers
Computer registers
DeepikaT13
 
Input & Output
Input & OutputInput & Output
Input & Output
Dilum Bandara
 
Von-Neumann machine and IAS architecture
Von-Neumann machine and IAS architectureVon-Neumann machine and IAS architecture
Von-Neumann machine and IAS architecture
Shishir Aryal
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
abdosaidgkv
 
Direct memory access
Direct memory accessDirect memory access
Direct memory access
Roshan kumar sahu
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle pptsheetal singh
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism)
A B Shinde
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
Nikhil Pandit
 
Computer organization memory
Computer organization memoryComputer organization memory
Computer organization memory
Deepak John
 
INTERCONNECTION STRUCTURE
INTERCONNECTION STRUCTUREINTERCONNECTION STRUCTURE
INTERCONNECTION STRUCTURE
VENNILAV6
 
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentation
mahalakshmimalini
 
Branch prediction
Branch predictionBranch prediction
Branch prediction
Aneesh Raveendran
 
Internal architecture-of-8086
Internal architecture-of-8086Internal architecture-of-8086
Internal architecture-of-8086
Estiak Khan
 

What's hot (20)

Cache memory
Cache memoryCache memory
Cache memory
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference Instructions
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
 
Computer Organization and Architecture.pptx
Computer Organization and Architecture.pptxComputer Organization and Architecture.pptx
Computer Organization and Architecture.pptx
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
 
Computer organisation -morris mano
Computer organisation -morris manoComputer organisation -morris mano
Computer organisation -morris mano
 
Computer registers
Computer registersComputer registers
Computer registers
 
Input & Output
Input & OutputInput & Output
Input & Output
 
Von-Neumann machine and IAS architecture
Von-Neumann machine and IAS architectureVon-Neumann machine and IAS architecture
Von-Neumann machine and IAS architecture
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
 
Direct memory access
Direct memory accessDirect memory access
Direct memory access
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism)
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
 
Computer organization memory
Computer organization memoryComputer organization memory
Computer organization memory
 
INTERCONNECTION STRUCTURE
INTERCONNECTION STRUCTUREINTERCONNECTION STRUCTURE
INTERCONNECTION STRUCTURE
 
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentation
 
Branch prediction
Branch predictionBranch prediction
Branch prediction
 
Internal architecture-of-8086
Internal architecture-of-8086Internal architecture-of-8086
Internal architecture-of-8086
 

Viewers also liked

10 instruction sets characteristics
10 instruction sets characteristics10 instruction sets characteristics
10 instruction sets characteristicsSher Shah Merkhel
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
Dilum Bandara
 
Lec 04 intro assembly
Lec 04 intro assemblyLec 04 intro assembly
Lec 04 intro assemblyAbdul Khan
 
Operating system support in distributed system
Operating system support in distributed systemOperating system support in distributed system
Operating system support in distributed system
ishapadhy
 
Henz new
Henz newHenz new
Henz new
Jeanie Delos Arcos
 
ISM424 RM
ISM424 RMISM424 RM
ISM424 RM
Jeanie Delos Arcos
 
Chapter006
Chapter006Chapter006
Chapter006
Jeanie Delos Arcos
 
01 Introduction
01 Introduction01 Introduction
01 Introduction
Jeanie Delos Arcos
 
02 Computer Evolution And Performance
02 Computer Evolution And Performance02 Computer Evolution And Performance
02 Computer Evolution And PerformanceJeanie Delos Arcos
 
Curriculum and Instruction
Curriculum and InstructionCurriculum and Instruction
Curriculum and Instruction
Jon Henry Ordoñez
 
Data Hazard and Solution for Data Hazard
Data Hazard and Solution for Data HazardData Hazard and Solution for Data Hazard
Data Hazard and Solution for Data Hazard
COMSATS Institute of Information Technology
 
02 computer evolution and performance
02 computer evolution and performance02 computer evolution and performance
02 computer evolution and performanceSher Shah Merkhel
 
Rpp. bahasa inggris kelas 7 smp m ts
Rpp. bahasa inggris kelas 7 smp m tsRpp. bahasa inggris kelas 7 smp m ts
Rpp. bahasa inggris kelas 7 smp m tsirmasonghyekyo
 

Viewers also liked (20)

09 Arithmetic
09 Arithmetic09 Arithmetic
09 Arithmetic
 
10 instruction sets characteristics
10 instruction sets characteristics10 instruction sets characteristics
10 instruction sets characteristics
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
 
Lec 04 intro assembly
Lec 04 intro assemblyLec 04 intro assembly
Lec 04 intro assembly
 
Operating system support in distributed system
Operating system support in distributed systemOperating system support in distributed system
Operating system support in distributed system
 
Honey
HoneyHoney
Honey
 
Henz new
Henz newHenz new
Henz new
 
ISM424 RM
ISM424 RMISM424 RM
ISM424 RM
 
Chapter006
Chapter006Chapter006
Chapter006
 
01 Introduction
01 Introduction01 Introduction
01 Introduction
 
02 Computer Evolution And Performance
02 Computer Evolution And Performance02 Computer Evolution And Performance
02 Computer Evolution And Performance
 
Curriculum and Instruction
Curriculum and InstructionCurriculum and Instruction
Curriculum and Instruction
 
Data Hazard and Solution for Data Hazard
Data Hazard and Solution for Data HazardData Hazard and Solution for Data Hazard
Data Hazard and Solution for Data Hazard
 
Chapter008
Chapter008Chapter008
Chapter008
 
abc
abcabc
abc
 
02 computer evolution and performance
02 computer evolution and performance02 computer evolution and performance
02 computer evolution and performance
 
Powerpoint Exercise 2
Powerpoint Exercise 2Powerpoint Exercise 2
Powerpoint Exercise 2
 
03 Buses
03 Buses03 Buses
03 Buses
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
 
Rpp. bahasa inggris kelas 7 smp m ts
Rpp. bahasa inggris kelas 7 smp m tsRpp. bahasa inggris kelas 7 smp m ts
Rpp. bahasa inggris kelas 7 smp m ts
 

Similar to 10 Instruction Sets Characteristics

INSTRUCTION SET
INSTRUCTION SETINSTRUCTION SET
INSTRUCTION SET
Ajeng Savitri
 
(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)Alveena Saleem
 
10 instruction sets characteristics
10 instruction sets characteristics10 instruction sets characteristics
10 instruction sets characteristics
Anwal Mirza
 
Ec 252 ec-252-l10-instruction sets and addressing modes
Ec 252 ec-252-l10-instruction sets and addressing modesEc 252 ec-252-l10-instruction sets and addressing modes
Ec 252 ec-252-l10-instruction sets and addressing modesbhshmuec
 
10 instruction sets characteristics
10 instruction sets characteristics10 instruction sets characteristics
10 instruction sets characteristics
dilip kumar
 
Introduction to Processor Design and ARM Processor
Introduction to Processor Design and ARM ProcessorIntroduction to Processor Design and ARM Processor
Introduction to Processor Design and ARM Processor
Darling Jemima
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formats
Mazin Alwaaly
 
Lec02
Lec02Lec02
Lec02
siddu kadiwal
 
ISA.pptx
ISA.pptxISA.pptx
ISA.pptx
FarrukhMuneer2
 
Frist slider share
Frist slider shareFrist slider share
Frist slider share
Er Girdhari Lal Kumawat
 
LECTURE2 td 2 sue les theories de graphes
LECTURE2 td 2 sue les theories de graphesLECTURE2 td 2 sue les theories de graphes
LECTURE2 td 2 sue les theories de graphes
AhmedMahjoub15
 
Module 1-ppt System programming
Module 1-ppt System programmingModule 1-ppt System programming
Module 1-ppt System programming
vishnu sankar
 
CODch3Slides.ppt
CODch3Slides.pptCODch3Slides.ppt
CODch3Slides.ppt
Anonymous9etQKwW
 
other-architectures.ppt
other-architectures.pptother-architectures.ppt
other-architectures.ppt
Jaya Chavan
 
x86_1.ppt
x86_1.pptx86_1.ppt
x86_1.ppt
jeronimored
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
Haris456
 
Session01_Intro.pdf
Session01_Intro.pdfSession01_Intro.pdf
Session01_Intro.pdf
RahnerJames
 
Instruction set (prasenjit dey)
Instruction set (prasenjit dey)Instruction set (prasenjit dey)
Instruction set (prasenjit dey)
Prasenjit Dey
 
Ch12- instruction sets- char & funct.pdf
Ch12- instruction sets- char & funct.pdfCh12- instruction sets- char & funct.pdf
Ch12- instruction sets- char & funct.pdf
saimawarsi
 

Similar to 10 Instruction Sets Characteristics (20)

INSTRUCTION SET
INSTRUCTION SETINSTRUCTION SET
INSTRUCTION SET
 
(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)
 
10 instruction sets characteristics
10 instruction sets characteristics10 instruction sets characteristics
10 instruction sets characteristics
 
Ec 252 ec-252-l10-instruction sets and addressing modes
Ec 252 ec-252-l10-instruction sets and addressing modesEc 252 ec-252-l10-instruction sets and addressing modes
Ec 252 ec-252-l10-instruction sets and addressing modes
 
10 instruction sets characteristics
10 instruction sets characteristics10 instruction sets characteristics
10 instruction sets characteristics
 
Introduction to Processor Design and ARM Processor
Introduction to Processor Design and ARM ProcessorIntroduction to Processor Design and ARM Processor
Introduction to Processor Design and ARM Processor
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formats
 
9.cs instrset
9.cs instrset9.cs instrset
9.cs instrset
 
Lec02
Lec02Lec02
Lec02
 
ISA.pptx
ISA.pptxISA.pptx
ISA.pptx
 
Frist slider share
Frist slider shareFrist slider share
Frist slider share
 
LECTURE2 td 2 sue les theories de graphes
LECTURE2 td 2 sue les theories de graphesLECTURE2 td 2 sue les theories de graphes
LECTURE2 td 2 sue les theories de graphes
 
Module 1-ppt System programming
Module 1-ppt System programmingModule 1-ppt System programming
Module 1-ppt System programming
 
CODch3Slides.ppt
CODch3Slides.pptCODch3Slides.ppt
CODch3Slides.ppt
 
other-architectures.ppt
other-architectures.pptother-architectures.ppt
other-architectures.ppt
 
x86_1.ppt
x86_1.pptx86_1.ppt
x86_1.ppt
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
 
Session01_Intro.pdf
Session01_Intro.pdfSession01_Intro.pdf
Session01_Intro.pdf
 
Instruction set (prasenjit dey)
Instruction set (prasenjit dey)Instruction set (prasenjit dey)
Instruction set (prasenjit dey)
 
Ch12- instruction sets- char & funct.pdf
Ch12- instruction sets- char & funct.pdfCh12- instruction sets- char & funct.pdf
Ch12- instruction sets- char & funct.pdf
 

More from Jeanie Delos Arcos

105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt
Jeanie Delos Arcos
 
Chapter005
Chapter005Chapter005
Chapter005
Jeanie Delos Arcos
 
Chapter004
Chapter004Chapter004
Chapter004
Jeanie Delos Arcos
 
Chapter003
Chapter003Chapter003
Chapter003
Jeanie Delos Arcos
 
Taralets
TaraletsTaralets
Taralets
Jeanie Delos Arcos
 
six part invention
six part inventionsix part invention
six part invention
Jeanie Delos Arcos
 
Accidentally InLove
Accidentally InLoveAccidentally InLove
Accidentally InLove
Jeanie Delos Arcos
 
Like A Virgin
Like A VirginLike A Virgin
Like A Virgin
Jeanie Delos Arcos
 
Awit sa mga Bata
Awit sa mga BataAwit sa mga Bata
Awit sa mga Bata
Jeanie Delos Arcos
 

More from Jeanie Delos Arcos (18)

105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt
 
Chapter005
Chapter005Chapter005
Chapter005
 
Chapter004
Chapter004Chapter004
Chapter004
 
Chapter003
Chapter003Chapter003
Chapter003
 
Pentium II
Pentium IIPentium II
Pentium II
 
Celeron
CeleronCeleron
Celeron
 
80486
8048680486
80486
 
Pentium 3
Pentium 3Pentium 3
Pentium 3
 
07 Input Output
07 Input Output07 Input Output
07 Input Output
 
06 External Memory
06 External Memory06 External Memory
06 External Memory
 
08 Operating System Support
08 Operating System Support08 Operating System Support
08 Operating System Support
 
05 Internal Memory
05 Internal Memory05 Internal Memory
05 Internal Memory
 
04 Cache Memory
04 Cache Memory04 Cache Memory
04 Cache Memory
 
Taralets
TaraletsTaralets
Taralets
 
six part invention
six part inventionsix part invention
six part invention
 
Accidentally InLove
Accidentally InLoveAccidentally InLove
Accidentally InLove
 
Like A Virgin
Like A VirginLike A Virgin
Like A Virgin
 
Awit sa mga Bata
Awit sa mga BataAwit sa mga Bata
Awit sa mga Bata
 

10 Instruction Sets Characteristics