SlideShare a Scribd company logo

07 Input Output

•Download as PPT, PDF•
•
J
Jeanie Delos Arcos
1 of 63
William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output
Input/Output Problems ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Input/Output Module ,[object Object],[object Object]
Generic Model of I/O Module
External Devices ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
External Device Block Diagram
I/O Module Function ,[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Steps ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Module Diagram
I/O Module Decisions ,[object Object],[object Object],[object Object],[object Object],[object Object]
Input Output Techniques ,[object Object],[object Object],[object Object]
Three Techniques for Input of a Block of Data
Programmed I/O ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Programmed I/O - detail ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Commands ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Addressing I/O Devices ,[object Object],[object Object],[object Object]
I/O Mapping ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Memory Mapped and Isolated I/O
Interrupt Driven I/O ,[object Object],[object Object],[object Object]
Interrupt Driven I/O Basic Operation ,[object Object],[object Object],[object Object],[object Object],[object Object]
Simple Interrupt Processing
CPU Viewpoint ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Changes in Memory and Registers for an Interrupt
Design Issues ,[object Object],[object Object],[object Object]
Identifying Interrupting Module (1) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Identifying Interrupting Module (2) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Multiple Interrupts ,[object Object],[object Object],[object Object]
Example - PC Bus ,[object Object],[object Object],[object Object]
Sequence of Events ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
ISA Bus Interrupt System ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
82C59A Interrupt Controller
Intel 82C55A Programmable Peripheral Interface
Keyboard/Display Interfaces to 82C55A
Direct Memory Access ,[object Object],[object Object],[object Object],[object Object]
DMA Function ,[object Object],[object Object]
Typical DMA Module Diagram
DMA Operation ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
DMA Transfer Cycle Stealing ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
DMA and Interrupt Breakpoints During an Instruction Cycle
Aside ,[object Object],[object Object],[object Object]
DMA Configurations (1) ,[object Object],[object Object],[object Object],[object Object]
DMA Configurations (2) ,[object Object],[object Object],[object Object],[object Object],[object Object]
DMA Configurations (3) ,[object Object],[object Object],[object Object],[object Object],[object Object]
Intel 8237A DMA Controller ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
8237 DMA Usage of Systems Bus
Fly-By ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Channels ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Channel Architecture
Interfacing ,[object Object],[object Object],[object Object],[object Object]
IEEE 1394 FireWire ,[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire Configuration ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Simple FireWire Configuration
FireWire 3 Layer Stack ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire Protocol Stack
FireWire - Physical Layer ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire - Link Layer ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire Subactions
InfiniBand ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
InfiniBand Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
InfiniBand Switch Fabric
InfiniBand Operation ,[object Object],[object Object],[object Object],[object Object],[object Object]
InfiniBand Protocol Stack
Foreground Reading ,[object Object],[object Object]

Recommended

Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
Zubair Khalid
 
Computer Organization Lecture Notes
Computer Organization Lecture NotesComputer Organization Lecture Notes
Computer Organization Lecture Notes
FellowBuddy.com
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
Subhasis Dash
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
Rishabha Garg
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
Mazin Alwaaly
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
Kamal Acharya
 
Input output organisation
Input output organisationInput output organisation
Input output organisation
Sanjeev Patel
 
Dma
DmaDma
DmaPiyush Rochwani
 

Recommended

Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
Zubair Khalid
 
Computer Organization Lecture Notes
Computer Organization Lecture NotesComputer Organization Lecture Notes
Computer Organization Lecture Notes
FellowBuddy.com
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
Subhasis Dash
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
Rishabha Garg
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
Mazin Alwaaly
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
Kamal Acharya
 
Input output organisation
Input output organisationInput output organisation
Input output organisation
Sanjeev Patel
 
Dma
DmaDma
DmaPiyush Rochwani
 
Direct memory access
Direct memory accessDirect memory access
Direct memory access
Roshan kumar sahu
 
General register organization (computer organization)
General register organization (computer organization)General register organization (computer organization)
General register organization (computer organization)
rishi ram khanal
 
Central Processing Unit
Central Processing Unit Central Processing Unit
Central Processing Unit
Alaka Acharya
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
Sandesh Jonchhe
 
Input & Output
Input & OutputInput & Output
Input & Output
Dilum Bandara
 
Memory management
Memory managementMemory management
Memory management
Muhammad Fayyaz
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)
Page Maker
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O DevicesSlideshare
 
16 control unit
16 control unit16 control unit
16 control unit
dilip kumar
 
I/O System
I/O SystemI/O System
I/O System
Nagarajan
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
Sadaf Rasheed
 
Computer registers
Computer registersComputer registers
Computer registers
DeepikaT13
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)Mahesh Kumar Attri
 
Memory mapped I/O and Isolated I/O
Memory mapped I/O and Isolated I/OMemory mapped I/O and Isolated I/O
Memory mapped I/O and Isolated I/O
Bharat Kharbanda
 
Intel core i5
Intel core i5Intel core i5
Intel core i5
Abdul-Fattah Mahran
 
Interrupts
InterruptsInterrupts
Interrupts
Urwa Shanza
 
Types Of Buses
Types Of BusesTypes Of Buses
Types Of BusesAkhil Ahuja
 
Multi core-architecture
Multi core-architectureMulti core-architecture
Multi core-architecturePiyush Mittal
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
International Islamic University
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
Hetauda City College
 
Input-Output Modules
Input-Output ModulesInput-Output Modules
Input-Output Modules
Mukesh Tekwani
 
Input output organization
Input output organizationInput output organization
Input output organizationabdulugc
 

More Related Content

What's hot

Direct memory access
Direct memory accessDirect memory access
Direct memory access
Roshan kumar sahu
 
General register organization (computer organization)
General register organization (computer organization)General register organization (computer organization)
General register organization (computer organization)
rishi ram khanal
 
Central Processing Unit
Central Processing Unit Central Processing Unit
Central Processing Unit
Alaka Acharya
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
Sandesh Jonchhe
 
Input & Output
Input & OutputInput & Output
Input & Output
Dilum Bandara
 
Memory management
Memory managementMemory management
Memory management
Muhammad Fayyaz
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)
Page Maker
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O DevicesSlideshare
 
16 control unit
16 control unit16 control unit
16 control unit
dilip kumar
 
I/O System
I/O SystemI/O System
I/O System
Nagarajan
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
Sadaf Rasheed
 
Computer registers
Computer registersComputer registers
Computer registers
DeepikaT13
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)Mahesh Kumar Attri
 
Memory mapped I/O and Isolated I/O
Memory mapped I/O and Isolated I/OMemory mapped I/O and Isolated I/O
Memory mapped I/O and Isolated I/O
Bharat Kharbanda
 
Intel core i5
Intel core i5Intel core i5
Intel core i5
Abdul-Fattah Mahran
 
Interrupts
InterruptsInterrupts
Interrupts
Urwa Shanza
 
Multi core-architecture
Multi core-architectureMulti core-architecture
Multi core-architecturePiyush Mittal
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
International Islamic University
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
Hetauda City College
 

What's hot (20)

Direct memory access
Direct memory accessDirect memory access
Direct memory access
 
General register organization (computer organization)
General register organization (computer organization)General register organization (computer organization)
General register organization (computer organization)
 
Central Processing Unit
Central Processing Unit Central Processing Unit
Central Processing Unit
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
 
Input & Output
Input & OutputInput & Output
Input & Output
 
Memory management
Memory managementMemory management
Memory management
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O Devices
 
16 control unit
16 control unit16 control unit
16 control unit
 
I/O System
I/O SystemI/O System
I/O System
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
 
Computer registers
Computer registersComputer registers
Computer registers
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)
 
Memory mapped I/O and Isolated I/O
Memory mapped I/O and Isolated I/OMemory mapped I/O and Isolated I/O
Memory mapped I/O and Isolated I/O
 
Intel core i5
Intel core i5Intel core i5
Intel core i5
 
Interrupts
InterruptsInterrupts
Interrupts
 
Types Of Buses
Types Of BusesTypes Of Buses
Types Of Buses
 
Multi core-architecture
Multi core-architectureMulti core-architecture
Multi core-architecture
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
 

Viewers also liked

Input-Output Modules
Input-Output ModulesInput-Output Modules
Input-Output Modules
Mukesh Tekwani
 
Input output organization
Input output organizationInput output organization
Input output organizationabdulugc
 
Input output in computer Orgranization and architecture
Input output in computer Orgranization and architectureInput output in computer Orgranization and architecture
Input output in computer Orgranization and architecture
vikram patel
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
Kamal Acharya
 
external_memory
external_memoryexternal_memory
external_memory
limyamahgoub
 
Wk 4 top_level_view_of_computer_function_and_interconnection
Wk 4 top_level_view_of_computer_function_and_interconnectionWk 4 top_level_view_of_computer_function_and_interconnection
Wk 4 top_level_view_of_computer_function_and_interconnection
limyamahgoub
 
internal_memory
internal_memoryinternal_memory
internal_memory
limyamahgoub
 
Input Output - Computer Architecture
Input Output - Computer ArchitectureInput Output - Computer Architecture
Input Output - Computer Architecture
Maruf Abdullah (Rion)
 
Icws
IcwsIcws
Icws
mithleshks11
 
Peripheral 8245,16550&8237 dma controller
Peripheral 8245,16550&8237 dma controllerPeripheral 8245,16550&8237 dma controller
Peripheral 8245,16550&8237 dma controller
মেহরাব শুভ
 
Thunderbolt by amit
Thunderbolt by amitThunderbolt by amit
Thunderbolt by amit
Amit Sinha
 
Arm architecture
Arm architectureArm architecture
Arm architecture
MinYeop Na
 
I/O Channel IBM 370
I/O Channel IBM 370I/O Channel IBM 370
I/O Channel IBM 370
Äkshäý M S
 
Learn C
Learn CLearn C
Learn C
kantila
 

Viewers also liked (20)

Input-Output Modules
Input-Output ModulesInput-Output Modules
Input-Output Modules
 
Input output organization
Input output organizationInput output organization
Input output organization
 
Input output module
Input output moduleInput output module
Input output module
 
Input output in computer Orgranization and architecture
Input output in computer Orgranization and architectureInput output in computer Orgranization and architecture
Input output in computer Orgranization and architecture
 
08 Operating System Support
08 Operating System Support08 Operating System Support
08 Operating System Support
 
04 Cache Memory
04 Cache Memory04 Cache Memory
04 Cache Memory
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
 
external_memory
external_memoryexternal_memory
external_memory
 
Wk 4 top_level_view_of_computer_function_and_interconnection
Wk 4 top_level_view_of_computer_function_and_interconnectionWk 4 top_level_view_of_computer_function_and_interconnection
Wk 4 top_level_view_of_computer_function_and_interconnection
 
Dma
DmaDma
Dma
 
internal_memory
internal_memoryinternal_memory
internal_memory
 
06 External Memory
06 External Memory06 External Memory
06 External Memory
 
05 Internal Memory
05 Internal Memory05 Internal Memory
05 Internal Memory
 
Input Output - Computer Architecture
Input Output - Computer ArchitectureInput Output - Computer Architecture
Input Output - Computer Architecture
 
Icws
IcwsIcws
Icws
 
Peripheral 8245,16550&8237 dma controller
Peripheral 8245,16550&8237 dma controllerPeripheral 8245,16550&8237 dma controller
Peripheral 8245,16550&8237 dma controller
 
Thunderbolt by amit
Thunderbolt by amitThunderbolt by amit
Thunderbolt by amit
 
Arm architecture
Arm architectureArm architecture
Arm architecture
 
I/O Channel IBM 370
I/O Channel IBM 370I/O Channel IBM 370
I/O Channel IBM 370
 
Learn C
Learn CLearn C
Learn C
 

Similar to 07 Input Output

Chapter 6 input output
Chapter 6 input outputChapter 6 input output
Chapter 6 input outputrisal07
 
Io system
Io systemIo system
Io system
Hero Prabhu
 
Io system
Io systemIo system
Io system
malarselvi mms
 
Computer function-and-interconnection 3
Computer function-and-interconnection 3Computer function-and-interconnection 3
Computer function-and-interconnection 3
Mujaheed Sulantingan
 
Computer function-and-interconnection 3
Computer function-and-interconnection 3Computer function-and-interconnection 3
Computer function-and-interconnection 3
Mujaheed Sulantingan
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionCésar de Souza
 
Ch 3 System Buses
Ch 3 System BusesCh 3 System Buses
Ch 3 System BusesNestleJuco
 
Input/Output System (Part 2)
Input/Output System (Part 2) Input/Output System (Part 2)
Input/Output System (Part 2)
Ajeng Savitri
 
Counit2 2
Counit2 2Counit2 2
Counit2 2
Himanshu Dua
 
discuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdfdiscuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdf
info998421
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
Er. Nawaraj Bhandari
 
Design an I/O system
Design an I/O systemDesign an I/O system
Design an I/O system
AARTHI SEETHA
 
Ch13 OS
Ch13 OSCh13 OS
Ch13 OSC.U
 
Direct Memory Access ppt
Direct Memory Access pptDirect Memory Access ppt
Direct Memory Access ppt
OECLIB Odisha Electronics Control Library
 

Similar to 07 Input Output (20)

Chapter 6
Chapter 6Chapter 6
Chapter 6
 
Chapter 6 input output
Chapter 6 input outputChapter 6 input output
Chapter 6 input output
 
Io system
Io systemIo system
Io system
 
Io system
Io systemIo system
Io system
 
Computer function-and-interconnection 3
Computer function-and-interconnection 3Computer function-and-interconnection 3
Computer function-and-interconnection 3
 
Computer function-and-interconnection 3
Computer function-and-interconnection 3Computer function-and-interconnection 3
Computer function-and-interconnection 3
 
Ch 3 95
Ch 3 95Ch 3 95
Ch 3 95
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and Interconection
 
Ch 3 System Buses
Ch 3 System BusesCh 3 System Buses
Ch 3 System Buses
 
03 Buses
03 Buses03 Buses
03 Buses
 
Input/Output System (Part 2)
Input/Output System (Part 2) Input/Output System (Part 2)
Input/Output System (Part 2)
 
Counit2 2
Counit2 2Counit2 2
Counit2 2
 
discuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdfdiscuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdf
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
 
Design an I/O system
Design an I/O systemDesign an I/O system
Design an I/O system
 
H n q & a
H n q & aH n q & a
H n q & a
 
OSCh13
OSCh13OSCh13
OSCh13
 
Ch13 OS
Ch13 OSCh13 OS
Ch13 OS
 
OS_Ch13
OS_Ch13OS_Ch13
OS_Ch13
 
Direct Memory Access ppt
Direct Memory Access pptDirect Memory Access ppt
Direct Memory Access ppt
 

More from Jeanie Delos Arcos

105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt
Jeanie Delos Arcos
 
Chapter005
Chapter005Chapter005
Chapter005
Jeanie Delos Arcos
 
Chapter006
Chapter006Chapter006
Chapter006
Jeanie Delos Arcos
 
Chapter004
Chapter004Chapter004
Chapter004
Jeanie Delos Arcos
 
Chapter003
Chapter003Chapter003
Chapter003
Jeanie Delos Arcos
 
02 Computer Evolution And Performance
02 Computer Evolution And Performance02 Computer Evolution And Performance
02 Computer Evolution And PerformanceJeanie Delos Arcos
 
10 Instruction Sets Characteristics
10 Instruction Sets Characteristics10 Instruction Sets Characteristics
10 Instruction Sets CharacteristicsJeanie Delos Arcos
 
01 Introduction
01 Introduction01 Introduction
01 Introduction
Jeanie Delos Arcos
 
ISM424 RM
ISM424 RMISM424 RM
ISM424 RM
Jeanie Delos Arcos
 
Henz new
Henz newHenz new
Henz new
Jeanie Delos Arcos
 
Taralets
TaraletsTaralets
Taralets
Jeanie Delos Arcos
 
six part invention
six part inventionsix part invention
six part invention
Jeanie Delos Arcos
 
Accidentally InLove
Accidentally InLoveAccidentally InLove
Accidentally InLove
Jeanie Delos Arcos
 

More from Jeanie Delos Arcos (20)

105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt
 
Chapter005
Chapter005Chapter005
Chapter005
 
Chapter008
Chapter008Chapter008
Chapter008
 
Chapter006
Chapter006Chapter006
Chapter006
 
Chapter004
Chapter004Chapter004
Chapter004
 
Chapter003
Chapter003Chapter003
Chapter003
 
Pentium II
Pentium IIPentium II
Pentium II
 
Celeron
CeleronCeleron
Celeron
 
80486
8048680486
80486
 
Pentium 3
Pentium 3Pentium 3
Pentium 3
 
02 Computer Evolution And Performance
02 Computer Evolution And Performance02 Computer Evolution And Performance
02 Computer Evolution And Performance
 
10 Instruction Sets Characteristics
10 Instruction Sets Characteristics10 Instruction Sets Characteristics
10 Instruction Sets Characteristics
 
09 Arithmetic
09 Arithmetic09 Arithmetic
09 Arithmetic
 
01 Introduction
01 Introduction01 Introduction
01 Introduction
 
ISM424 RM
ISM424 RMISM424 RM
ISM424 RM
 
Henz new
Henz newHenz new
Henz new
 
Honey
HoneyHoney
Honey
 
Taralets
TaraletsTaralets
Taralets
 
six part invention
six part inventionsix part invention
six part invention
 
Accidentally InLove
Accidentally InLoveAccidentally InLove
Accidentally InLove
 

07 Input Output