Submit Search
Upload
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and Low Area in 18nm Technology
•
0 likes
•
22 views
IRJET Journal
Follow
https://www.irjet.net/archives/V6/i3/IRJET-V6I3202.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 5
Download now
Download to read offline
Recommended
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET Journal
Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...
eSAT Publishing House
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
IAEME Publication
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET Journal
A Novel Configuration of A Microstrip Power Amplifier based on GaAs-FET for I...
A Novel Configuration of A Microstrip Power Amplifier based on GaAs-FET for I...
IJECEIAES
IRJET- Network Reconfiguration and DG Placement in Distribution Systems for P...
IRJET- Network Reconfiguration and DG Placement in Distribution Systems for P...
IRJET Journal
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
ijsrd.com
[IJET-V1I2P6] Authors :Sarat K Kotamraju, K.Ch.Sri Kavya, A.Gnandeep Reddy, G...
[IJET-V1I2P6] Authors :Sarat K Kotamraju, K.Ch.Sri Kavya, A.Gnandeep Reddy, G...
IJET - International Journal of Engineering and Techniques
Recommended
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET Journal
Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...
eSAT Publishing House
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
IAEME Publication
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET Journal
A Novel Configuration of A Microstrip Power Amplifier based on GaAs-FET for I...
A Novel Configuration of A Microstrip Power Amplifier based on GaAs-FET for I...
IJECEIAES
IRJET- Network Reconfiguration and DG Placement in Distribution Systems for P...
IRJET- Network Reconfiguration and DG Placement in Distribution Systems for P...
IRJET Journal
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
ijsrd.com
[IJET-V1I2P6] Authors :Sarat K Kotamraju, K.Ch.Sri Kavya, A.Gnandeep Reddy, G...
[IJET-V1I2P6] Authors :Sarat K Kotamraju, K.Ch.Sri Kavya, A.Gnandeep Reddy, G...
IJET - International Journal of Engineering and Techniques
A novel cmos model design for 2 6 g hz wideband lna input matching using resi...
A novel cmos model design for 2 6 g hz wideband lna input matching using resi...
IAEME Publication
Technical overview of all sources of Electrical Power used in BTSs in Nigeria
Technical overview of all sources of Electrical Power used in BTSs in Nigeria
IRJET Journal
Voltage Sag Compensation in Fourteen Bus System Using IDVR
Voltage Sag Compensation in Fourteen Bus System Using IDVR
IRJET Journal
Implementation of cmos 3
Implementation of cmos 3
IAEME Publication
SURVEY ON POWER OPTIMIZATION TECHNIQUES FOR LOW POWER VLSI CIRCUIT IN DEEP SU...
SURVEY ON POWER OPTIMIZATION TECHNIQUES FOR LOW POWER VLSI CIRCUIT IN DEEP SU...
VLSICS Design
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET Journal
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET Journal
IRJET- Optimization of Loss Reduction using FACTS Device (SVC & STATCOM) ...
IRJET- Optimization of Loss Reduction using FACTS Device (SVC & STATCOM) ...
IRJET Journal
Multi_Vdd_IEEE_Paper
Multi_Vdd_IEEE_Paper
Mohammed Musab
A NOVEL ROBUST AND LOW-COMPLEXITY SPACETIME CODES FOR INDUSTRY 4.0 SYSTEMS
A NOVEL ROBUST AND LOW-COMPLEXITY SPACETIME CODES FOR INDUSTRY 4.0 SYSTEMS
ijwmn
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
IRJET Journal
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET Journal
Designing of Asynchronous Viterbi Decoder for Low Power Consumption using Han...
Designing of Asynchronous Viterbi Decoder for Low Power Consumption using Han...
IRJET Journal
T044069296
T044069296
IJERA Editor
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
IRJET Journal
SERDES Design Challenges and their Implications on PCB
SERDES Design Challenges and their Implications on PCB
IRJET Journal
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
IAEME Publication
IRJET- Modified Cascaded H - Bridge Multilevel Inverter for Household Appliances
IRJET- Modified Cascaded H - Bridge Multilevel Inverter for Household Appliances
IRJET Journal
Digital Testing Kit For Three Phase Distribution Transformer
Digital Testing Kit For Three Phase Distribution Transformer
IRJET Journal
IRJET - Low Power Design for Fast Full Adder
IRJET - Low Power Design for Fast Full Adder
IRJET Journal
IRJET-K- Band Differential LNA using Gan HEMT
IRJET-K- Band Differential LNA using Gan HEMT
IRJET Journal
Operational Transconductance Amplifier on High Gain
Operational Transconductance Amplifier on High Gain
IRJET Journal
More Related Content
What's hot
A novel cmos model design for 2 6 g hz wideband lna input matching using resi...
A novel cmos model design for 2 6 g hz wideband lna input matching using resi...
IAEME Publication
Technical overview of all sources of Electrical Power used in BTSs in Nigeria
Technical overview of all sources of Electrical Power used in BTSs in Nigeria
IRJET Journal
Voltage Sag Compensation in Fourteen Bus System Using IDVR
Voltage Sag Compensation in Fourteen Bus System Using IDVR
IRJET Journal
Implementation of cmos 3
Implementation of cmos 3
IAEME Publication
SURVEY ON POWER OPTIMIZATION TECHNIQUES FOR LOW POWER VLSI CIRCUIT IN DEEP SU...
SURVEY ON POWER OPTIMIZATION TECHNIQUES FOR LOW POWER VLSI CIRCUIT IN DEEP SU...
VLSICS Design
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET Journal
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET Journal
IRJET- Optimization of Loss Reduction using FACTS Device (SVC & STATCOM) ...
IRJET- Optimization of Loss Reduction using FACTS Device (SVC & STATCOM) ...
IRJET Journal
Multi_Vdd_IEEE_Paper
Multi_Vdd_IEEE_Paper
Mohammed Musab
A NOVEL ROBUST AND LOW-COMPLEXITY SPACETIME CODES FOR INDUSTRY 4.0 SYSTEMS
A NOVEL ROBUST AND LOW-COMPLEXITY SPACETIME CODES FOR INDUSTRY 4.0 SYSTEMS
ijwmn
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
IRJET Journal
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET Journal
Designing of Asynchronous Viterbi Decoder for Low Power Consumption using Han...
Designing of Asynchronous Viterbi Decoder for Low Power Consumption using Han...
IRJET Journal
T044069296
T044069296
IJERA Editor
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
IRJET Journal
SERDES Design Challenges and their Implications on PCB
SERDES Design Challenges and their Implications on PCB
IRJET Journal
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
IAEME Publication
What's hot
(17)
A novel cmos model design for 2 6 g hz wideband lna input matching using resi...
A novel cmos model design for 2 6 g hz wideband lna input matching using resi...
Technical overview of all sources of Electrical Power used in BTSs in Nigeria
Technical overview of all sources of Electrical Power used in BTSs in Nigeria
Voltage Sag Compensation in Fourteen Bus System Using IDVR
Voltage Sag Compensation in Fourteen Bus System Using IDVR
Implementation of cmos 3
Implementation of cmos 3
SURVEY ON POWER OPTIMIZATION TECHNIQUES FOR LOW POWER VLSI CIRCUIT IN DEEP SU...
SURVEY ON POWER OPTIMIZATION TECHNIQUES FOR LOW POWER VLSI CIRCUIT IN DEEP SU...
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET- Optimization of Loss Reduction using FACTS Device (SVC & STATCOM) ...
IRJET- Optimization of Loss Reduction using FACTS Device (SVC & STATCOM) ...
Multi_Vdd_IEEE_Paper
Multi_Vdd_IEEE_Paper
A NOVEL ROBUST AND LOW-COMPLEXITY SPACETIME CODES FOR INDUSTRY 4.0 SYSTEMS
A NOVEL ROBUST AND LOW-COMPLEXITY SPACETIME CODES FOR INDUSTRY 4.0 SYSTEMS
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
Designing of Asynchronous Viterbi Decoder for Low Power Consumption using Han...
Designing of Asynchronous Viterbi Decoder for Low Power Consumption using Han...
T044069296
T044069296
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
SERDES Design Challenges and their Implications on PCB
SERDES Design Challenges and their Implications on PCB
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
Similar to IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and Low Area in 18nm Technology
IRJET- Modified Cascaded H - Bridge Multilevel Inverter for Household Appliances
IRJET- Modified Cascaded H - Bridge Multilevel Inverter for Household Appliances
IRJET Journal
Digital Testing Kit For Three Phase Distribution Transformer
Digital Testing Kit For Three Phase Distribution Transformer
IRJET Journal
IRJET - Low Power Design for Fast Full Adder
IRJET - Low Power Design for Fast Full Adder
IRJET Journal
IRJET-K- Band Differential LNA using Gan HEMT
IRJET-K- Band Differential LNA using Gan HEMT
IRJET Journal
Operational Transconductance Amplifier on High Gain
Operational Transconductance Amplifier on High Gain
IRJET Journal
IRJET- A Novel High Speed Power Efficient Double Tail Comparator in 180nm...
IRJET- A Novel High Speed Power Efficient Double Tail Comparator in 180nm...
IRJET Journal
IRJET - 5G Architecture using GAN based Digital Transmitter in VLSI Desig...
IRJET - 5G Architecture using GAN based Digital Transmitter in VLSI Desig...
IRJET Journal
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET Journal
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET Journal
IRJET- Power Quality Improvement by using Three Phase Adaptive Filter Control...
IRJET- Power Quality Improvement by using Three Phase Adaptive Filter Control...
IRJET Journal
IRJET- Design of an Inductive Source Degenarative Low Noise Amplifier using 1...
IRJET- Design of an Inductive Source Degenarative Low Noise Amplifier using 1...
IRJET Journal
IRJET- A Review Paper on Development of General Purpose Controller Board
IRJET- A Review Paper on Development of General Purpose Controller Board
IRJET Journal
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET Journal
Analysis Of Power Dissipation Amp Low Power VLSI Chip Design
Analysis Of Power Dissipation Amp Low Power VLSI Chip Design
Bryce Nelson
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip Design
Editor IJMTER
IRJET - Low Power M-Sequence Code Generator using LFSR for Body Sensor No...
IRJET - Low Power M-Sequence Code Generator using LFSR for Body Sensor No...
IRJET Journal
IRJET- Design of Memristor based Multiplier
IRJET- Design of Memristor based Multiplier
IRJET Journal
Optimal Body Biasing Technique for CMOS Tapered Buffer
Optimal Body Biasing Technique for CMOS Tapered Buffer
IJEEE
A 28 GHz high efficiency fully integrated 0.18 µm combined CMOS power amplifi...
A 28 GHz high efficiency fully integrated 0.18 µm combined CMOS power amplifi...
journalBEEI
Congestion Management in Deregulated Power System by Using FACTS Devices
Congestion Management in Deregulated Power System by Using FACTS Devices
IRJET Journal
Similar to IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and Low Area in 18nm Technology
(20)
IRJET- Modified Cascaded H - Bridge Multilevel Inverter for Household Appliances
IRJET- Modified Cascaded H - Bridge Multilevel Inverter for Household Appliances
Digital Testing Kit For Three Phase Distribution Transformer
Digital Testing Kit For Three Phase Distribution Transformer
IRJET - Low Power Design for Fast Full Adder
IRJET - Low Power Design for Fast Full Adder
IRJET-K- Band Differential LNA using Gan HEMT
IRJET-K- Band Differential LNA using Gan HEMT
Operational Transconductance Amplifier on High Gain
Operational Transconductance Amplifier on High Gain
IRJET- A Novel High Speed Power Efficient Double Tail Comparator in 180nm...
IRJET- A Novel High Speed Power Efficient Double Tail Comparator in 180nm...
IRJET - 5G Architecture using GAN based Digital Transmitter in VLSI Desig...
IRJET - 5G Architecture using GAN based Digital Transmitter in VLSI Desig...
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Power Quality Improvement by using Three Phase Adaptive Filter Control...
IRJET- Power Quality Improvement by using Three Phase Adaptive Filter Control...
IRJET- Design of an Inductive Source Degenarative Low Noise Amplifier using 1...
IRJET- Design of an Inductive Source Degenarative Low Noise Amplifier using 1...
IRJET- A Review Paper on Development of General Purpose Controller Board
IRJET- A Review Paper on Development of General Purpose Controller Board
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
Analysis Of Power Dissipation Amp Low Power VLSI Chip Design
Analysis Of Power Dissipation Amp Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip Design
IRJET - Low Power M-Sequence Code Generator using LFSR for Body Sensor No...
IRJET - Low Power M-Sequence Code Generator using LFSR for Body Sensor No...
IRJET- Design of Memristor based Multiplier
IRJET- Design of Memristor based Multiplier
Optimal Body Biasing Technique for CMOS Tapered Buffer
Optimal Body Biasing Technique for CMOS Tapered Buffer
A 28 GHz high efficiency fully integrated 0.18 µm combined CMOS power amplifi...
A 28 GHz high efficiency fully integrated 0.18 µm combined CMOS power amplifi...
Congestion Management in Deregulated Power System by Using FACTS Devices
Congestion Management in Deregulated Power System by Using FACTS Devices
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
ssuserdfc773
Introduction to Data Visualization,Matplotlib.pdf
Introduction to Data Visualization,Matplotlib.pdf
sumitt6_25730773
Introduction to Geographic Information Systems
Introduction to Geographic Information Systems
Ange Felix NSANZIYERA
fitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .ppt
AfnanAhmad53
Online electricity billing project report..pdf
Online electricity billing project report..pdf
Kamal Acharya
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
Amil baba
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptx
Mustafa Ahmed
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
jaanualu31
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
Quintin Balsdon
Digital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptx
pritamlangde
Query optimization and processing for advanced database systems
Query optimization and processing for advanced database systems
meharikiros2
Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257
subhasishdas79
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
mphochane1998
Ground Improvement Technique: Earth Reinforcement
Ground Improvement Technique: Earth Reinforcement
Dr. Deepak Mudgal
School management system project Report.pdf
School management system project Report.pdf
Kamal Acharya
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
drmkjayanthikannan
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptx
kalpana413121
Employee leave management system project.
Employee leave management system project.
Kamal Acharya
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
HenryBriggs2
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
ssuser89054b
Recently uploaded
(20)
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Introduction to Data Visualization,Matplotlib.pdf
Introduction to Data Visualization,Matplotlib.pdf
Introduction to Geographic Information Systems
Introduction to Geographic Information Systems
fitting shop and tools used in fitting shop .ppt
fitting shop and tools used in fitting shop .ppt
Online electricity billing project report..pdf
Online electricity billing project report..pdf
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptx
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Kuwait City MTP kit ((+919101817206)) Buy Abortion Pills Kuwait
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
Digital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptx
Query optimization and processing for advanced database systems
Query optimization and processing for advanced database systems
Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
Ground Improvement Technique: Earth Reinforcement
Ground Improvement Technique: Earth Reinforcement
School management system project Report.pdf
School management system project Report.pdf
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptx
Employee leave management system project.
Employee leave management system project.
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and Low Area in 18nm Technology
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 1097 Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and Low Area in 18nm Technology Sudhakar Alluri1, B. Rajendra Naik2, N.S.S. REDDY3, M. Venkata Ramanaiah4 1,4Department of ECE, CMRIT, JNTUH, Hyderabad, India 2,3Department of ECE, UCE, Osmania University, Hyderabad, India ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - Two-bit magnitude comparatorstylevictimization totally different logic designs is planned during this temporary. Comparison is most elementary mathematical operation that determines if one range is largerthan, equalto, or but the opposite range. Comparator is most elementary part that performs comparison operation. This temporary presents comparison between totally different logic designs wont to style 2-Bit magnitude comparator. Comparison between totally different styles is calculated by simulation that's performed at 18nm technology in cadence EDA Tool. It is observed from the Table 3, Proposed Fin FET Two Bit Comparator, We have reduced Dynamic Power 90%, Leakage Power Reduced 87%, Delay reduced 73% and Area Reduced 60% using Cadence 18nm Technology. Key Words: Fin FET Bit Comparator, high speed, low power and Low area, VLSI, DSP. 1. INTRODUCTION There are unit 2 sources of power consumption in CMOS particularly dynamic and run. The dynamic power consumption in CMOS could be a quadratic operate of the availability voltage (VDD) and therefore the run power is its mathematical function[1].Hence,themosteffectivethanksto cut back the facility consumption is thru VDD scaling. the acute case of VDD scaling is that the sub-threshold regime during which it's scaled below the threshold voltage (Vth) to attain extremist low power (ULP) consumption. The run current is employed as a driving current in sub-threshold circuits and thus, they are used just for low outturn applications[2]. Moreover, in sub-threshold region, exponential I-V characteristics makes devicealotofsensitive to method, voltage, and temperature variations. Hence, to increase the appliance domain of sub-threshold region, there's a requirement to deal with the speed and strength problems. This thesis explores different techniques to enhance the performance and strength of sub-threshold circuits and interconnects in order that they will even be utilized for moderate outturn applications[3]. It conjointly investigates techniques to reinforce the performance and robustness of sub-threshold FPGA inorderthatitwillreplace the overpriced and rigid ASICs for reconfigurable ULP applications. In this work is designed as pursue category II today Literature survey on Fin FET 4:1 Multiplexer Category III today the methodology for Fin FET 4:1 Multiplexer and also discussed the High speed, low power and low area. Category IV shows the simulation results and they are explained clearly, after the work is concluded with category V. 2. LITERATURE SURVEY A continuous scaling in VLSI technology with each method generation causes Associatein Nursing exponential increase in power dissipation that imposes a elementary limitation to increasing performance andpracticalityinhighperformance microprocessors. escape power has become thus vital that it can't be neglected[4]. The appearance of computationally advanced moveable devices and developments in wireless communications additionally demand a discount of power dissipation while not sacrificing abundant performance[5]. This provides the motivation to explore power reduction techniques in CMOS VLSI circuits. Historically, dynamic change power has been the dominant component of total power consumption.[6] Dynamic power may be quadratic ally reduced by lowering the provision voltage. Loweringthe provision voltage reducesthecircuitspeedthankstoreduced junction transistor drain currents. Hence, threshold voltages square measure scaled all the way down to cut back the degradation in speed caused by provide voltage scaling. However, subjection in Vt thresholdvoltagecausesAssociate in Nursing expanding developmentinsubjunctioncurrentor sub thresholdescapecurrents[7].Hence,astechnologyscales down, escape currents tend to dominate the overall power consumed by CMOS circuits. Therefore, energy economical circuit techniques aimed toward lowering escape square measureextremely fascinating. This providesthemotivation to style digital circuits that have reduced escape with optimum performance. Also, stable and reliable operation of CMOS circuits gets degraded thanks to reduction in noise margin with lowered provide voltages and multiplied leakage[8]. Hence,noisemarginsofthecircuitsaremeasured. The initial phases of analysisand developmenteffortsinVLSI design were familiarized towards achieving high speed and miniaturization. At present, the growing trends in transportable computing and wireless applications demand the necessity to hunt out new technologies and style circuits that consumelowpower[9].Thisnecessitatesthenecessityto orient the research towards reducing power dissipation in VLSI circuits. Recent trends within the growth and development of battery powered portable and mobile computing devices necessitate the necessity for extended battery life and thence lesser battery power consumption[10]. The battery life is more reduced by the
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 1098 employment of high speed processorsandhugerecollections in them. Also, the magnitude of power dissipation per unit space within the integrated circuits of gift day microprocessors and recollections square measure chop- chop increasing due to the accumulated speed and flexibility[11]. This worsens the matter of warmth removal and cooling (Kaushik Roy 2000). Also, these high power densitiesreducechipdependabilityandanticipation,increase cooling pricesandwillevencauseenvironmentalproblemsin giant knowledge centers. escape power is additionally increasing with technology scaling and can't be neglected. of these factors demand the necessity for value effective solutions to power problems; else improvements in chip technology can reach a standstill[12]. 3. DESIGN METHODOLOGIES 3.1 BIT MAGNITUDE COMPARATOR Two -Bit Magnitude Comparator Compares two numbers each having two bits(A1, A0 & B1, B0). For this arrangement truth table [5] has four inputs & six teen entries as in Table 1. Table1:Truth table of 2bit magnitude comparator. 3.2 Karnaugh Mapping K-Map is used to minimize Boolean function obtained from truth table [5]. For A>B For A=B For A<B
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 1099 Figure 1. Logic Diagram of 2-Bit Magnitude Comparator 3.3 Power Dissipation Low power circuit style has appear as a dominant theme in today’s industry. within the past, major issues among researchers and designers for planning integrated circuits were on space, speed, and cost; whereas secondary importance was paid to power dissipation. ddStaticStatic vIP * [1] fvcP ddLDynamic *** 2 [2] vIP SCitShortcircu * [3] )*( DGSddLeakage IIIVP [4] LeakageDynamicTotal PPP [5] )*()***( 2 DGSddddlTotal IIIVfvcP [6] Where is a transient (time) response, Lc is a load capacitance (charging or discharging), Vdd equal voltage, f equal frequency. 4. Simulation Results Figure 2: Fin FET Two bit comparator Schematic diagram. It is observed from the Figure 2, The phvt and nhvt transistors schematic diagram consist of Fin Pitch are 48nm, Load capacitance is 10fF, at supply voltage from 1Volts. Conventional of Fin FET Two bit comparator Schematic diagram was carried out using Cadence 18nm technology. Figure 3: Fin FET Two bit comparator Output Waveform at 10MHz. As shown in figure 3 Fin FET Two bit comparator Output Waveform simulation result of output waveform at 1Volts at the frequency 10MHz in 18nm technology. Table 2: Fin FET Two bit comparator nhvt & Phvt Specifications Specification nh vt phvt Library name gp dk (ff) gpdk (ff) Fin pitch 48 nM 48nM Drawn Gate Length 18 18 Number of Fins per 2 2
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 1100 Finger Number of Finger 1 1 Multiplier 1 1 Load Capacitance 10 fF Table 3: Simulation Results for Fin FET Two bit comparator with 1 V supply in 18nm Technology Design Voltag e (V) Dynami c power (µW) Leakag e power (nW) Delay (nS) Area (nm2 ) Convention al 1 7.77 100.7 2.911 180.8 4 Proposed 0.5 0.7 12.71 0.775 1 72.16 It is observed from the Table 3. Proposed Fin FET Two bit comparator, We havereducedDynamicPower90%,Leakage Power Reduced 87% , Delayreduced73%and AreaReduced 60% using Cadence 18nm Technology. Figure 4: Comparison of dynamic power and voltage scaling Two bit comparator in 18nm Technology. It is observed from the Figure 4, We have reduced Dynamic Power 90%. Figure 5: Comparison of Leakage power and voltage scaling It is observed from the Figure 5, We have reduced Leakage Power 87%. Figure 6: Comparison of delay and voltage scaling . It is observed from the Figure 6, We have reduced Delay Power 73%. Figure7: Comparison of area and voltage scaling It is observed from the Figure7,WehavereducedAreaPower 60%. Figure8: Comparison of Conventional and Proposed Fin FET two bit comparator in terms of power ,delay and area at voltage scaling in 18nm technology
5.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 06 Issue: 03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 1101 It is observed from the figure 8, Proposed Fin FET Two bit comparator, We havereducedDynamicPower90%,Leakage Power Reduced 87% , Delayreduced73%and AreaReduced 60% using Cadence 18nm Technology. 5. CONCLUSION Two-bit magnitude comparator style victimization totally different logic designs is planned during this temporary. Comparison is most elementarymathematicaloperationthat determines if one range is larger than, equal to, or but the opposite range. Comparator is most elementary part that performs comparison operation. This temporary presents comparison between totally different logic designs wont to style 2-Bit magnitude comparator. Comparison between totally different styles is calculated by simulation that's performed at 18nm technology in cadence EDA Tool. It is observed from the Table 3, Proposed Fin FET Two Bit Comparator,WehavereducedDynamicPower90%,Leakage Power Reduced 87% , Delayreduced73%and AreaReduced 60% using Cadence 18nm Technology. REFERENCES [1] B. Keerthi Priya ; R. Manoj Kumar,"A new low power area efficient 2bit magnitude comparator using modified GDI technique in cadence 45nm technology", 2016 International Conference on Advanced Communication Control and Computing Technologies (ICACCCT),Year: 2016 Page s: 30 - 34,IEEE Conferences. [2]. S. Kang and Y. Leblebici “CMOS Digital IntegratedCircuit, Analysis and Design” (Tata McGraw-Hill, 3rd Ed, 2003). [3]. A. Bellaouar and Mohamed I. Elmasry“LowPowerDigital VLSI Design: Circuits and Systems” (Kluwer Academic Publishers, 2nd Ed, 1995). [4]. Anantha P. Chandrakasan and Robert W. Brodersen, “Minimizing Power Consumption in CMOS circuits”. Department of EECS, University of California at Barkeley, http://bwrc.eecs.berkeley.edu/php/pubs/pubs.php/418/pa per.fm.pdf, pp.1-64. [5]. S. Salivahanan and S. Arivazhagan “Digital Circuits and Design” (2nd Ed, 2004). [6]. Dinesh Sharma, Microelectronics group, EE Department IIT Bombay, “Logic Design”, http://www.ee.iitb.ac.in/~smdp/DKStutorials/logic- notes.pdf, pp.1-34. [7]. N. Weste and K. Eshraghian “Principles of CMOS VLSI Design: A system Perspective” (Addison- Wesley, 2nd Ed, 1993). [8]. John P. Uyemura “Introduction to VLSI Circuit and Systems”(JohnWileyIndia,ISBN:978-81-265-0915-7,2002). [9]. R. Zimmermann and W. Fichtner, “Low Power Logic Styles: CMOS Versus Pass Transistor Logic” IEEE Journal of Solid State Circuits, Vol.32, No.7, pp1079-1090, July 1997. [10] S. Cotofana, C. Lageweg, S. Vassilidis, “Addition Related Arithmetic Operations via Controlled Transport of Charge”, IEEE Trans. On Computers, Vol. 54(3), pp. 243-256, March 2005. [11] ChirstophWasshuber, “SIMON – A simulator for single- electron tunnel devices and circuits”, IEEE Trans. On computer aided design of integrated circuits and systems, Vol. 16(9), pp. 937-944, 1997. [12] C. Wasshuber, H. Kosina,S.Selberherr,“Asingle-electron device and circuit simulator”, Superlattices and Microstructures, Vol. 21, pp. 37–42, [13] Anbarasu Paulthurai, Balamurugan Dharmaraj “Single Electron 2-Bit Multiplier”, International Journal of Computer Applications Volume 42– No.4, March 2012 [14] Anjuli, Satyajit Anand “2-Bit Magnitude Comparator Design Using Different Logic Styles”, International Journal of Engineering Science Invention Volume 2 Issue 1 PP.13-24, January. 2013
Download now