SlideShare a Scribd company logo
MULTIPLEXER,
DEMULTIPLEXER,
ALU, ENCODER AND
DECODER
UNIT IV
DIGITAL
ELECTRONICS
PROF.ARTI GAVAS-PARAB
ANNA LEELA COLLEGE OF COMMERCE AND ECONOMICS,SHOBHA
JAYARAM SHETTY COLLEGE FOR BMS
CHAPTER I
UNIT IV: CONTENTS
 Multiplexer, De-multiplexer,ALU, Encoder and Décoder:
 Introduction,
 Multiplexer,De-multiplexer,
 Encoder, Décoder,
 ALUs
 Sequential Circuits: Flip-Flop:
 Introduction,Terminologies used, S-R flip-flop,D flip-fop,JK flip-flop,
 Race-around condition,
 Master – slave JK flip-flop,
 T flip-flop,
 conversion from one type of flip-flop to another,
 Application of flip-flops
C
H
A
P
T
E
R
I
C
H
A
P
T
E
R
II
CLASSIFICATION OF COMBINATIONAL LOGIC
COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER
 Multiplexer is a special type of combinational circuit.
 There are n-data inputs, one output and m select inputs with 2m = n.
 It is a digital circuit which selects one of the n data inputs and routes
it to the output.The selection of one of the n inputs is done by the
selected inputs.
 Depending on the digital code applied at the selected inputs, one out
of n data sources is selected and transmitted to the single outputY.
 E is called the strobe or enable input which is useful for the
cascading. It is generally an active low terminal that means it will
perform the required operation when it is low.
Block diagram
COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER
Basic Multiplexing Switch Multiplexer Input Line SelectionMultiplexer Symbol
Generally the number of data inputs to a multiplexer is a power of two such as 2, 4, 8, 16, etc. Some of the mostly
used multiplexers include 2-to-1, 4-to-1, 8-to-1 and 16-to-1 multiplexers.
These multiplexers are available in IC forms with different input and select line configurations. Some of the available
multiplexer ICs include 74157 (2-to-1 MUX), 78158 (2-to-1 MUX), 74352 (4-to-1 MUX), 74153 (4-to-1 MUX),
74152 (8-to-1 MUX) and 74150 (16-to-1 MUX).
COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER: 2 : 1 MULTIPLEXER
Block diagram TruthTableCircuit diagram
The 2 : 1 multiplexer has 2 inputs and 1 control signal.
COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER: 4 : 1 MULTIPLEXER
Block diagram TruthTable
The 4 : 1 multiplexer has 4 inputs and 2 control signals.
When Enable(E) = 1
Circuit diagram
COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER: 8 : 1 MULTIPLEXER
An 8-to-1 multiplexer consists of eight data inputs D0 through D7, three input select lines S2 through S0 and a single
output lineY. Depending on the select lines combinations, multiplexer decodes the inputs.
Block diagram TruthTable
When Enable(E) = 1
Circuit diagram
COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER: 16 : 1 MULTIPLEXER
The 16 : 1 multiplexer has 16 inputs and 4 control signals.
It can be implemented with two 8 : 1 multiplexers:
A B C D Y(Output)
0 0 0 0 D1
0 0 0 1 D2
0 0 1 0 D3
0 0 1 1 D4
0 1 0 0 D5
0 1 0 1 D6
0 1 1 0 D7
0 1 1 1 D8
1 0 0 0 D9
1 0 0 1 D10
1 0 1 0 D11
1 0 1 1 D12
1 1 0 0 D13
1 1 0 1 D14
1 1 1 0 D15
1 1 1 1 D16
Block diagram
Circuit diagram
TruthTable When Enable(E) = 1
COMBINATIONAL LOGIC CIRCUIT: DEMULTIPLEXER
 A demultiplexer performs the reverse operation of a multiplexer i.e.
it receives one input and distributes it over several outputs.
 It has only one input, n outputs, m select input.
 At a time only one output line is selected by the select lines and the
input is transmitted to the selected output line.
 A de-multiplexer is equivalent to a single pole multiple way switch
as shown in fig.
 Demultiplexers comes in multiple variations.
 1 : 2 demultiplexer
 1 : 4 demultiplexer
 1 : 16 demultiplexer
 1 : 32 demultiplexer
COMBINATIONAL LOGIC CIRCUIT:DEMULTIPLEXER
 The demultiplexer is a combinational logic circuit designed to switch one common input line to one of several
seperate output line.
 The demultiplexer takes one single input data line and then switches it to any one of a number of individual output
lines one at a time.The demultiplexer converts a serial data signal at the input to a parallel data at its output
lines as shown below.
The Demultiplexer Symbol Demultiplexer Output Line SelectionChannel De-multiplexer
COMBINATIONAL LOGIC CIRCUIT: DEMULTIPLEXER: 1:2 DEMULTIPLEXER
 A 1-to-2 demultiplexer consists of one input line, two output lines and one select line.The signal on the select
line helps to switch the input to one of the two outputs.
Block diagram TruthTable When Enable(E) = 1Circuit diagram
COMBINATIONAL LOGIC CIRCUIT: DEMULTIPLEXER: 1:4 DEMULTIPLEXER
 A 1-to-4 demultiplexer has a single input (D), two selection lines (S1 and S0) and four outputs (Y0 toY3).The
input data goes to any one of the four outputs at a given time for a particular combination of select lines.
Block diagram TruthTable When Enable(E) = 1Circuit diagram
COMBINATIONAL LOGIC CIRCUIT: DEMULTIPLEXER: 1:8 DEMULTIPLEXER
 A 1-to-4 demultiplexer has a single input (D), two selection lines (S1 and S0) and four outputs (Y0 toY3).The
input data goes to any one of the four outputs at a given time for a particular combination of select lines.
Block diagram TruthTable When Enable(E) = 1Circuit diagram
APPLICATIONS OF MULTIPLEXER AND DEMULTIPLEXER
 Communication System – A Multiplexer is used
in communication systems, which has a transmission
system and also a communication network.A
Multiplexer is used to increase the efficiency of the
communication system by allowing the transmission
of data, such as audio & video data from different
channels via cables and single lines.
 Transmission from the Computer System of
a Satellite: A Multiplexer is used to transmit the
data signals from the computer system of a satellite
to the ground system by using a GSM
communication.
APPLICATIONS OF MULTIPLEXER AND DEMULTIPLEXER
 Communication System – Multiplexer and Demultiplexer both are used in communication systems to carry
out the process of data transmission.A De-multiplexer receives the output signals from the multiplexer; and, at
the receiver end, it converts them back to the original form.
 Arithmetic Logic Unit – The output of the arithmetic logic unit is fed as an input to the De-multiplexer, and
the o/p of the demultiplexer is connected to a multiple registers.The output of the ALU can be stored in multiple
registers.
 Serial to Parallel Converter – The serial to parallel converter is used to reform parallel data. In this method,
serial data are given as an input to the De-multiplexer at a regular interval, and a counter is attached to the
demultiplexer at the control i/p to sense the data signal at the demultiplexer’s o/p.When all data signals are
stored, the output of the demultiplexer can be read out in parallel.
COMBINATIONAL LOGIC CIRCUIT: ENCODER
 An Encoder is a combinational circuit that performs the
reverse operation of Decoder.
 It has maximum of 2^n input lines and ‘n’ output lines,
hence it encodes the information from 2^n inputs into an n-bit
code.
 It will produce a binary code equivalent to the input,which is
active High.Therefore, the encoder encodes 2^n input lines
with ‘n’ bits.
 Uses of Encoders –
 Encoders are very common electronic circuits used in all
digital systems.
 Encoders are used to translate the decimal values to the
binary in order to perform the binary functions such as
addition, subtraction,multiplication,etc.
 Other applications especially for Priority Encoders may
include detecting interrupts in microprocessor applications.
COMBINATIONAL LOGIC CIRCUIT: ENCODER: 4 : 2 ENCODER
 The 4 to 2 Encoder consists of four inputsY3,Y2,Y1 &Y0 and two outputs A1 & A0.At any time, only one
of these 4 inputs can be ‘1’ in order to get the respective binary code at the output.The figure below shows the
logic symbol of 4 to 2 encoder.
Block diagram TruthTableCircuit diagram
Logical expression for A1 and A0 :
A1 =Y3 +Y2
A0 =Y3 +Y1
COMBINATIONAL LOGIC CIRCUIT: ENCODER: 4 : 2 ENCODER
 The 8 to 3 Encoder or octal to Binary encoder consists of 8 inputs :Y7 toY0 and 3 outputs :A2,A1 & A0. Each
input line corresponds to each octal digit and three outputs generate corresponding binary code.
Block diagram TruthTableCircuit diagram
Logical expression for A1 and A0 :
A2 =Y7 +Y6 +Y5 +Y4
A1 =Y7 +Y6 +Y3 +Y2
A0 =Y7 +Y5 +Y3 +Y1
DECIMALTO BCD ENCODER
 The decimal to binary encoder usually consists of 10 input lines and 4 output lines. Each input line
corresponds to the each decimal digit and 4 outputs correspond to the BCD code.This encoder accepts the
decoded decimal data as an input and encodes it to the BCD output which is available on the output lines.
Logical expression for A3,A2,A1 and A0 :
A3 =Y9 +Y8
A2 =Y7 +Y6 +Y5 +Y4
A1 =Y7 +Y6 +Y3 +Y2
A0 =Y9 +Y7 +Y5 +Y3 +Y1
Block diagram TruthTableCircuit diagram
COMBINATIONAL LOGIC CIRCUIT: DECODER
 Decoder is a combinational circuit that has ‘n’ input lines and maximum of 2n output lines. One of these outputs will be
active High based on the combination of inputs present, when the decoder is enabled.That means decoder detects a
particular code.The outputs of the decoder are nothing but the min terms of ‘n’ input variables lines, when it is
enabled.
 A Decoder with Enable input can function as a demultiplexer.A demultiplexer is a circuit that receives information from
a single line and directs it to one of possible output lines.
TruthTable-Circuit Diagram
COMBINATIONAL LOGIC CIRCUIT: DECODER: 2TO 4 DECODER
 Let 2 to 4 Decoder has two inputs A1 & A0 and four outputsY3,Y2,Y1 &Y0.
Enable Inputs Outputs
E A1 A0 Y3 Y2 Y1 Y0
0 x x 0 0 0 0
1 0 0 0 0 0 1
1 0 1 0 0 1 0
1 1 0 0 1 0 0
1 1 1 1 0 0 0
Boolean functions for each output
Y3=E.A1.A0Y3=E.A1.A0
Y2=E.A1.A0′Y2=E.A1.A0′
Y1=E.A1′.A0Y1=E.A1′.A0
Y0=E.A1′.A0′
Block diagram TruthTableCircuit diagram
ARITHMETIC LOGIC UNIT (ALU)
 Inside a computer, there is an Arithmetic Logic Unit (ALU), which is
capable of performing logical operations (e.g.AND, OR, Ex-OR, Invert
etc.) in addition to the arithmetic operations (e.g.Addition, Subtraction
etc.).
 The control unit supplies the data required by the ALU from memory,
or from input devices, and directs the ALU to perform a specific
operation based on the instruction fetched from the memory.
 ALU is the “calculator” portion of the computer.
 An arithmetic logic unit(ALU) is a major component of the central
processing unit of the a computer system.
 It does all processes related to arithmetic and logic operations that
need to be done on instruction words.
 In some microprocessor architectures, the ALU is divided into the
arithmetic unit (AU) and the logic unit (LU).
ARITHMETIC LOGIC UNIT (ALU)
 Different operation as carried out by ALU can be categorized as
follows –
 logical operations −These include operations like AND, OR,
NOT, XOR, NOR, NAND, etc.
 Bit-Shifting Operations −This pertains to shifting the
positions of the bits by a certain number of places either
towards the right or left, which is considered a multiplication or
division operations.
 Arithmetic operations −This refers to bit addition and
subtraction.Although multiplication and division are sometimes
used, these operations are more expensive to make.
Multiplication and subtraction can also be done by repetitive
additions and subtractions respectively.
ALU CIRCUIT
 An ALU can be designed by
engineers to calculate many
different operations.
 When the operations become
more and more complex,then
the ALU will also become
more and more expensive and
also takes up more space in
the CPU and dissipates more
heat.
 That is why engineers make
the ALU powerful enough to
ensure that the CPU is also
powerful and fast, but not so
complex as to become
prohibitive in terms of cost
and other disadvantages.
THANKYOU!

More Related Content

What's hot

What is Adder-Half and Full Adder
What is Adder-Half and Full AdderWhat is Adder-Half and Full Adder
What is Adder-Half and Full Adder
Adeel Rasheed
 
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsFYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
Arti Parab Academics
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
Gaditek
 
Multiplexers
MultiplexersMultiplexers
Multiplexers
Saloni Jain
 
Half Adder and Full Adder
Half Adder and Full AdderHalf Adder and Full Adder
Half Adder and Full Adder
Shayshab Azad
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
Siddhi Shrivas
 
Encoder
EncoderEncoder
Magnitude comparator
Magnitude comparatorMagnitude comparator
Magnitude comparator
Syed Saeed
 
Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)
Student
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
Unsa Shakir
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
gourav kottawar
 
Parity generator & checker
Parity generator & checkerParity generator & checker
Parity generator & checker
DEPARTMENT OF PHYSICS
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
Jher Carlson Atasan
 
Multiplexer & de multiplexer
Multiplexer & de multiplexerMultiplexer & de multiplexer
Multiplexer & de multiplexer
vishalgohel12195
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
SARITHA REDDY
 
Multiplexers
MultiplexersMultiplexers
Multiplexers
DrSonali Vyas
 
Counters
CountersCounters
Counters
Randaqra
 
13 Boolean Algebra
13 Boolean Algebra13 Boolean Algebra
13 Boolean Algebra
Praveen M Jigajinni
 

What's hot (20)

What is Adder-Half and Full Adder
What is Adder-Half and Full AdderWhat is Adder-Half and Full Adder
What is Adder-Half and Full Adder
 
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsFYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
 
Multiplexers
MultiplexersMultiplexers
Multiplexers
 
Half Adder and Full Adder
Half Adder and Full AdderHalf Adder and Full Adder
Half Adder and Full Adder
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
 
Encoder
EncoderEncoder
Encoder
 
Magnitude comparator
Magnitude comparatorMagnitude comparator
Magnitude comparator
 
Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
 
G. ripple counter
G. ripple counterG. ripple counter
G. ripple counter
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
 
Parity generator & checker
Parity generator & checkerParity generator & checker
Parity generator & checker
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
 
Adder ppt
Adder pptAdder ppt
Adder ppt
 
Multiplexer & de multiplexer
Multiplexer & de multiplexerMultiplexer & de multiplexer
Multiplexer & de multiplexer
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Multiplexers
MultiplexersMultiplexers
Multiplexers
 
Counters
CountersCounters
Counters
 
13 Boolean Algebra
13 Boolean Algebra13 Boolean Algebra
13 Boolean Algebra
 

Similar to FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, ALU, Encoder and Decoder

Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
Nabarun Chakraborty
 
presentation.pptx
presentation.pptxpresentation.pptx
presentation.pptx
MuhammadSalman585
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
sabina deshar
 
2 marks DPCO.pdf
2 marks DPCO.pdf2 marks DPCO.pdf
2 marks DPCO.pdf
Vhhvf
 
Multiplexer and De multiplexers.docx
Multiplexer and De multiplexers.docxMultiplexer and De multiplexers.docx
Multiplexer and De multiplexers.docx
JAMIA MILLIA ISLAMIA,NEW DELHI,110025
 
UNIT3.3.pdf
UNIT3.3.pdfUNIT3.3.pdf
UNIT3.3.pdf
BunnyYadav7
 
STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
Abhinay Potlabathini
 
ATT SMK.pptx
ATT SMK.pptxATT SMK.pptx
ATT SMK.pptx
MadhavKarve
 
B sc3 unit 4 combi..lckt
B sc3 unit 4 combi..lcktB sc3 unit 4 combi..lckt
B sc3 unit 4 combi..lckt
MahiboobAliMulla
 
LOGIC DECODERS and MULTI.pptx
LOGIC DECODERS and MULTI.pptxLOGIC DECODERS and MULTI.pptx
LOGIC DECODERS and MULTI.pptx
HazardRhenz1
 
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design ) CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
Sefat Ahammed Shovo
 
Arithmetic and logic unit
Arithmetic and logic unitArithmetic and logic unit
Arithmetic and logic unit
IndrajaMeghavathula
 
Types of encoders and decoders with truth tables
Types of encoders and decoders with truth tablesTypes of encoders and decoders with truth tables
Types of encoders and decoders with truth tables
Abdullah khawar
 
SESSION 2.ppt
SESSION 2.pptSESSION 2.ppt
SESSION 2.ppt
Saranya S
 
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
Aishah928448
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuitsBindu Madhavi
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuitsBindu Madhavi
 
Smart LED Notice Board
Smart LED Notice BoardSmart LED Notice Board
Smart LED Notice Boardswarnimmaurya
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
SIVALAKSHMIPANNEERSE
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
Nitesh Dubey
 

Similar to FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, ALU, Encoder and Decoder (20)

Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
presentation.pptx
presentation.pptxpresentation.pptx
presentation.pptx
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
2 marks DPCO.pdf
2 marks DPCO.pdf2 marks DPCO.pdf
2 marks DPCO.pdf
 
Multiplexer and De multiplexers.docx
Multiplexer and De multiplexers.docxMultiplexer and De multiplexers.docx
Multiplexer and De multiplexers.docx
 
UNIT3.3.pdf
UNIT3.3.pdfUNIT3.3.pdf
UNIT3.3.pdf
 
STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
 
ATT SMK.pptx
ATT SMK.pptxATT SMK.pptx
ATT SMK.pptx
 
B sc3 unit 4 combi..lckt
B sc3 unit 4 combi..lcktB sc3 unit 4 combi..lckt
B sc3 unit 4 combi..lckt
 
LOGIC DECODERS and MULTI.pptx
LOGIC DECODERS and MULTI.pptxLOGIC DECODERS and MULTI.pptx
LOGIC DECODERS and MULTI.pptx
 
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design ) CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
 
Arithmetic and logic unit
Arithmetic and logic unitArithmetic and logic unit
Arithmetic and logic unit
 
Types of encoders and decoders with truth tables
Types of encoders and decoders with truth tablesTypes of encoders and decoders with truth tables
Types of encoders and decoders with truth tables
 
SESSION 2.ppt
SESSION 2.pptSESSION 2.ppt
SESSION 2.ppt
 
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
Smart LED Notice Board
Smart LED Notice BoardSmart LED Notice Board
Smart LED Notice Board
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
 

More from Arti Parab Academics

COMPUTER APPLICATIONS Module 4.pptx
COMPUTER APPLICATIONS Module 4.pptxCOMPUTER APPLICATIONS Module 4.pptx
COMPUTER APPLICATIONS Module 4.pptx
Arti Parab Academics
 
COMPUTER APPLICATIONS Module 1 HPSY - Copy.pptx
COMPUTER APPLICATIONS Module 1 HPSY - Copy.pptxCOMPUTER APPLICATIONS Module 1 HPSY - Copy.pptx
COMPUTER APPLICATIONS Module 1 HPSY - Copy.pptx
Arti Parab Academics
 
COMPUTER APPLICATIONS Module 5.pptx
COMPUTER APPLICATIONS Module 5.pptxCOMPUTER APPLICATIONS Module 5.pptx
COMPUTER APPLICATIONS Module 5.pptx
Arti Parab Academics
 
COMPUTER APPLICATIONS Module 1 CAH.pptx
COMPUTER APPLICATIONS Module 1 CAH.pptxCOMPUTER APPLICATIONS Module 1 CAH.pptx
COMPUTER APPLICATIONS Module 1 CAH.pptx
Arti Parab Academics
 
COMPUTER APPLICATIONS Module 3.pptx
COMPUTER APPLICATIONS Module 3.pptxCOMPUTER APPLICATIONS Module 3.pptx
COMPUTER APPLICATIONS Module 3.pptx
Arti Parab Academics
 
COMPUTER APPLICATIONS Module 2.pptx
COMPUTER APPLICATIONS Module 2.pptxCOMPUTER APPLICATIONS Module 2.pptx
COMPUTER APPLICATIONS Module 2.pptx
Arti Parab Academics
 
Health Informatics- Module 5-Chapter 2.pptx
Health Informatics- Module 5-Chapter 2.pptxHealth Informatics- Module 5-Chapter 2.pptx
Health Informatics- Module 5-Chapter 2.pptx
Arti Parab Academics
 
Health Informatics- Module 5-Chapter 3.pptx
Health Informatics- Module 5-Chapter 3.pptxHealth Informatics- Module 5-Chapter 3.pptx
Health Informatics- Module 5-Chapter 3.pptx
Arti Parab Academics
 
Health Informatics- Module 4-Chapter 3.pptx
Health Informatics- Module 4-Chapter 3.pptxHealth Informatics- Module 4-Chapter 3.pptx
Health Informatics- Module 4-Chapter 3.pptx
Arti Parab Academics
 
Health Informatics- Module 3-Chapter 2.pptx
Health Informatics- Module 3-Chapter 2.pptxHealth Informatics- Module 3-Chapter 2.pptx
Health Informatics- Module 3-Chapter 2.pptx
Arti Parab Academics
 
Health Informatics- Module 4-Chapter 1.pptx
Health Informatics- Module 4-Chapter 1.pptxHealth Informatics- Module 4-Chapter 1.pptx
Health Informatics- Module 4-Chapter 1.pptx
Arti Parab Academics
 
Health Informatics- Module 4-Chapter 2.pptx
Health Informatics- Module 4-Chapter 2.pptxHealth Informatics- Module 4-Chapter 2.pptx
Health Informatics- Module 4-Chapter 2.pptx
Arti Parab Academics
 
Health Informatics- Module 3-Chapter 3.pptx
Health Informatics- Module 3-Chapter 3.pptxHealth Informatics- Module 3-Chapter 3.pptx
Health Informatics- Module 3-Chapter 3.pptx
Arti Parab Academics
 
Health Informatics- Module 5-Chapter 1.pptx
Health Informatics- Module 5-Chapter 1.pptxHealth Informatics- Module 5-Chapter 1.pptx
Health Informatics- Module 5-Chapter 1.pptx
Arti Parab Academics
 
Health Informatics- Module 3-Chapter 1.pptx
Health Informatics- Module 3-Chapter 1.pptxHealth Informatics- Module 3-Chapter 1.pptx
Health Informatics- Module 3-Chapter 1.pptx
Arti Parab Academics
 
Health Informatics- Module 2-Chapter 2.pptx
Health Informatics- Module 2-Chapter 2.pptxHealth Informatics- Module 2-Chapter 2.pptx
Health Informatics- Module 2-Chapter 2.pptx
Arti Parab Academics
 
Health Informatics- Module 1-Chapter 1.pptx
Health Informatics- Module 1-Chapter 1.pptxHealth Informatics- Module 1-Chapter 1.pptx
Health Informatics- Module 1-Chapter 1.pptx
Arti Parab Academics
 
Health Informatics- Module 2-Chapter 3.pptx
Health Informatics- Module 2-Chapter 3.pptxHealth Informatics- Module 2-Chapter 3.pptx
Health Informatics- Module 2-Chapter 3.pptx
Arti Parab Academics
 
Health Informatics- Module 2-Chapter 1.pptx
Health Informatics- Module 2-Chapter 1.pptxHealth Informatics- Module 2-Chapter 1.pptx
Health Informatics- Module 2-Chapter 1.pptx
Arti Parab Academics
 
Health Informatics- Module 1-Chapter 2.pptx
Health Informatics- Module 1-Chapter 2.pptxHealth Informatics- Module 1-Chapter 2.pptx
Health Informatics- Module 1-Chapter 2.pptx
Arti Parab Academics
 

More from Arti Parab Academics (20)

COMPUTER APPLICATIONS Module 4.pptx
COMPUTER APPLICATIONS Module 4.pptxCOMPUTER APPLICATIONS Module 4.pptx
COMPUTER APPLICATIONS Module 4.pptx
 
COMPUTER APPLICATIONS Module 1 HPSY - Copy.pptx
COMPUTER APPLICATIONS Module 1 HPSY - Copy.pptxCOMPUTER APPLICATIONS Module 1 HPSY - Copy.pptx
COMPUTER APPLICATIONS Module 1 HPSY - Copy.pptx
 
COMPUTER APPLICATIONS Module 5.pptx
COMPUTER APPLICATIONS Module 5.pptxCOMPUTER APPLICATIONS Module 5.pptx
COMPUTER APPLICATIONS Module 5.pptx
 
COMPUTER APPLICATIONS Module 1 CAH.pptx
COMPUTER APPLICATIONS Module 1 CAH.pptxCOMPUTER APPLICATIONS Module 1 CAH.pptx
COMPUTER APPLICATIONS Module 1 CAH.pptx
 
COMPUTER APPLICATIONS Module 3.pptx
COMPUTER APPLICATIONS Module 3.pptxCOMPUTER APPLICATIONS Module 3.pptx
COMPUTER APPLICATIONS Module 3.pptx
 
COMPUTER APPLICATIONS Module 2.pptx
COMPUTER APPLICATIONS Module 2.pptxCOMPUTER APPLICATIONS Module 2.pptx
COMPUTER APPLICATIONS Module 2.pptx
 
Health Informatics- Module 5-Chapter 2.pptx
Health Informatics- Module 5-Chapter 2.pptxHealth Informatics- Module 5-Chapter 2.pptx
Health Informatics- Module 5-Chapter 2.pptx
 
Health Informatics- Module 5-Chapter 3.pptx
Health Informatics- Module 5-Chapter 3.pptxHealth Informatics- Module 5-Chapter 3.pptx
Health Informatics- Module 5-Chapter 3.pptx
 
Health Informatics- Module 4-Chapter 3.pptx
Health Informatics- Module 4-Chapter 3.pptxHealth Informatics- Module 4-Chapter 3.pptx
Health Informatics- Module 4-Chapter 3.pptx
 
Health Informatics- Module 3-Chapter 2.pptx
Health Informatics- Module 3-Chapter 2.pptxHealth Informatics- Module 3-Chapter 2.pptx
Health Informatics- Module 3-Chapter 2.pptx
 
Health Informatics- Module 4-Chapter 1.pptx
Health Informatics- Module 4-Chapter 1.pptxHealth Informatics- Module 4-Chapter 1.pptx
Health Informatics- Module 4-Chapter 1.pptx
 
Health Informatics- Module 4-Chapter 2.pptx
Health Informatics- Module 4-Chapter 2.pptxHealth Informatics- Module 4-Chapter 2.pptx
Health Informatics- Module 4-Chapter 2.pptx
 
Health Informatics- Module 3-Chapter 3.pptx
Health Informatics- Module 3-Chapter 3.pptxHealth Informatics- Module 3-Chapter 3.pptx
Health Informatics- Module 3-Chapter 3.pptx
 
Health Informatics- Module 5-Chapter 1.pptx
Health Informatics- Module 5-Chapter 1.pptxHealth Informatics- Module 5-Chapter 1.pptx
Health Informatics- Module 5-Chapter 1.pptx
 
Health Informatics- Module 3-Chapter 1.pptx
Health Informatics- Module 3-Chapter 1.pptxHealth Informatics- Module 3-Chapter 1.pptx
Health Informatics- Module 3-Chapter 1.pptx
 
Health Informatics- Module 2-Chapter 2.pptx
Health Informatics- Module 2-Chapter 2.pptxHealth Informatics- Module 2-Chapter 2.pptx
Health Informatics- Module 2-Chapter 2.pptx
 
Health Informatics- Module 1-Chapter 1.pptx
Health Informatics- Module 1-Chapter 1.pptxHealth Informatics- Module 1-Chapter 1.pptx
Health Informatics- Module 1-Chapter 1.pptx
 
Health Informatics- Module 2-Chapter 3.pptx
Health Informatics- Module 2-Chapter 3.pptxHealth Informatics- Module 2-Chapter 3.pptx
Health Informatics- Module 2-Chapter 3.pptx
 
Health Informatics- Module 2-Chapter 1.pptx
Health Informatics- Module 2-Chapter 1.pptxHealth Informatics- Module 2-Chapter 1.pptx
Health Informatics- Module 2-Chapter 1.pptx
 
Health Informatics- Module 1-Chapter 2.pptx
Health Informatics- Module 1-Chapter 2.pptxHealth Informatics- Module 1-Chapter 2.pptx
Health Informatics- Module 1-Chapter 2.pptx
 

Recently uploaded

CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
camakaiclarkmusic
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
Special education needs
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
EverAndrsGuerraGuerr
 
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdfAdversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
Po-Chuan Chen
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
Vivekanand Anglo Vedic Academy
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
Pavel ( NSTU)
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
beazzy04
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
MIRIAMSALINAS13
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
DeeptiGupta154
 
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
BhavyaRajput3
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
DhatriParmar
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
GeoBlogs
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
TechSoup
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
Jheel Barad
 
Chapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptxChapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptx
Mohd Adib Abd Muin, Senior Lecturer at Universiti Utara Malaysia
 
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
Levi Shapiro
 
Honest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptxHonest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptx
timhan337
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
EugeneSaldivar
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
RaedMohamed3
 

Recently uploaded (20)

CACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdfCACJapan - GROUP Presentation 1- Wk 4.pdf
CACJapan - GROUP Presentation 1- Wk 4.pdf
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
 
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdfAdversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
Adversarial Attention Modeling for Multi-dimensional Emotion Regression.pdf
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
 
Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345Sha'Carri Richardson Presentation 202345
Sha'Carri Richardson Presentation 202345
 
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXXPhrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
Phrasal Verbs.XXXXXXXXXXXXXXXXXXXXXXXXXX
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
 
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCECLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
CLASS 11 CBSE B.St Project AIDS TO TRADE - INSURANCE
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
 
The geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideasThe geography of Taylor Swift - some ideas
The geography of Taylor Swift - some ideas
 
Introduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp NetworkIntroduction to AI for Nonprofits with Tapp Network
Introduction to AI for Nonprofits with Tapp Network
 
Instructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptxInstructions for Submissions thorugh G- Classroom.pptx
Instructions for Submissions thorugh G- Classroom.pptx
 
Chapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptxChapter 3 - Islamic Banking Products and Services.pptx
Chapter 3 - Islamic Banking Products and Services.pptx
 
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...
 
Honest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptxHonest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptx
 
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...TESDA TM1 REVIEWER  FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
TESDA TM1 REVIEWER FOR NATIONAL ASSESSMENT WRITTEN AND ORAL QUESTIONS WITH A...
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
Palestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptxPalestine last event orientationfvgnh .pptx
Palestine last event orientationfvgnh .pptx
 

FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, ALU, Encoder and Decoder

  • 1. MULTIPLEXER, DEMULTIPLEXER, ALU, ENCODER AND DECODER UNIT IV DIGITAL ELECTRONICS PROF.ARTI GAVAS-PARAB ANNA LEELA COLLEGE OF COMMERCE AND ECONOMICS,SHOBHA JAYARAM SHETTY COLLEGE FOR BMS CHAPTER I
  • 2. UNIT IV: CONTENTS  Multiplexer, De-multiplexer,ALU, Encoder and Décoder:  Introduction,  Multiplexer,De-multiplexer,  Encoder, Décoder,  ALUs  Sequential Circuits: Flip-Flop:  Introduction,Terminologies used, S-R flip-flop,D flip-fop,JK flip-flop,  Race-around condition,  Master – slave JK flip-flop,  T flip-flop,  conversion from one type of flip-flop to another,  Application of flip-flops C H A P T E R I C H A P T E R II
  • 4. COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER  Multiplexer is a special type of combinational circuit.  There are n-data inputs, one output and m select inputs with 2m = n.  It is a digital circuit which selects one of the n data inputs and routes it to the output.The selection of one of the n inputs is done by the selected inputs.  Depending on the digital code applied at the selected inputs, one out of n data sources is selected and transmitted to the single outputY.  E is called the strobe or enable input which is useful for the cascading. It is generally an active low terminal that means it will perform the required operation when it is low. Block diagram
  • 5. COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER Basic Multiplexing Switch Multiplexer Input Line SelectionMultiplexer Symbol Generally the number of data inputs to a multiplexer is a power of two such as 2, 4, 8, 16, etc. Some of the mostly used multiplexers include 2-to-1, 4-to-1, 8-to-1 and 16-to-1 multiplexers. These multiplexers are available in IC forms with different input and select line configurations. Some of the available multiplexer ICs include 74157 (2-to-1 MUX), 78158 (2-to-1 MUX), 74352 (4-to-1 MUX), 74153 (4-to-1 MUX), 74152 (8-to-1 MUX) and 74150 (16-to-1 MUX).
  • 6. COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER: 2 : 1 MULTIPLEXER Block diagram TruthTableCircuit diagram The 2 : 1 multiplexer has 2 inputs and 1 control signal.
  • 7. COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER: 4 : 1 MULTIPLEXER Block diagram TruthTable The 4 : 1 multiplexer has 4 inputs and 2 control signals. When Enable(E) = 1 Circuit diagram
  • 8. COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER: 8 : 1 MULTIPLEXER An 8-to-1 multiplexer consists of eight data inputs D0 through D7, three input select lines S2 through S0 and a single output lineY. Depending on the select lines combinations, multiplexer decodes the inputs. Block diagram TruthTable When Enable(E) = 1 Circuit diagram
  • 9. COMBINATIONAL LOGIC CIRCUIT: MULTIPLEXER: 16 : 1 MULTIPLEXER The 16 : 1 multiplexer has 16 inputs and 4 control signals. It can be implemented with two 8 : 1 multiplexers: A B C D Y(Output) 0 0 0 0 D1 0 0 0 1 D2 0 0 1 0 D3 0 0 1 1 D4 0 1 0 0 D5 0 1 0 1 D6 0 1 1 0 D7 0 1 1 1 D8 1 0 0 0 D9 1 0 0 1 D10 1 0 1 0 D11 1 0 1 1 D12 1 1 0 0 D13 1 1 0 1 D14 1 1 1 0 D15 1 1 1 1 D16 Block diagram Circuit diagram TruthTable When Enable(E) = 1
  • 10. COMBINATIONAL LOGIC CIRCUIT: DEMULTIPLEXER  A demultiplexer performs the reverse operation of a multiplexer i.e. it receives one input and distributes it over several outputs.  It has only one input, n outputs, m select input.  At a time only one output line is selected by the select lines and the input is transmitted to the selected output line.  A de-multiplexer is equivalent to a single pole multiple way switch as shown in fig.  Demultiplexers comes in multiple variations.  1 : 2 demultiplexer  1 : 4 demultiplexer  1 : 16 demultiplexer  1 : 32 demultiplexer
  • 11. COMBINATIONAL LOGIC CIRCUIT:DEMULTIPLEXER  The demultiplexer is a combinational logic circuit designed to switch one common input line to one of several seperate output line.  The demultiplexer takes one single input data line and then switches it to any one of a number of individual output lines one at a time.The demultiplexer converts a serial data signal at the input to a parallel data at its output lines as shown below. The Demultiplexer Symbol Demultiplexer Output Line SelectionChannel De-multiplexer
  • 12. COMBINATIONAL LOGIC CIRCUIT: DEMULTIPLEXER: 1:2 DEMULTIPLEXER  A 1-to-2 demultiplexer consists of one input line, two output lines and one select line.The signal on the select line helps to switch the input to one of the two outputs. Block diagram TruthTable When Enable(E) = 1Circuit diagram
  • 13. COMBINATIONAL LOGIC CIRCUIT: DEMULTIPLEXER: 1:4 DEMULTIPLEXER  A 1-to-4 demultiplexer has a single input (D), two selection lines (S1 and S0) and four outputs (Y0 toY3).The input data goes to any one of the four outputs at a given time for a particular combination of select lines. Block diagram TruthTable When Enable(E) = 1Circuit diagram
  • 14. COMBINATIONAL LOGIC CIRCUIT: DEMULTIPLEXER: 1:8 DEMULTIPLEXER  A 1-to-4 demultiplexer has a single input (D), two selection lines (S1 and S0) and four outputs (Y0 toY3).The input data goes to any one of the four outputs at a given time for a particular combination of select lines. Block diagram TruthTable When Enable(E) = 1Circuit diagram
  • 15. APPLICATIONS OF MULTIPLEXER AND DEMULTIPLEXER  Communication System – A Multiplexer is used in communication systems, which has a transmission system and also a communication network.A Multiplexer is used to increase the efficiency of the communication system by allowing the transmission of data, such as audio & video data from different channels via cables and single lines.  Transmission from the Computer System of a Satellite: A Multiplexer is used to transmit the data signals from the computer system of a satellite to the ground system by using a GSM communication.
  • 16. APPLICATIONS OF MULTIPLEXER AND DEMULTIPLEXER  Communication System – Multiplexer and Demultiplexer both are used in communication systems to carry out the process of data transmission.A De-multiplexer receives the output signals from the multiplexer; and, at the receiver end, it converts them back to the original form.  Arithmetic Logic Unit – The output of the arithmetic logic unit is fed as an input to the De-multiplexer, and the o/p of the demultiplexer is connected to a multiple registers.The output of the ALU can be stored in multiple registers.  Serial to Parallel Converter – The serial to parallel converter is used to reform parallel data. In this method, serial data are given as an input to the De-multiplexer at a regular interval, and a counter is attached to the demultiplexer at the control i/p to sense the data signal at the demultiplexer’s o/p.When all data signals are stored, the output of the demultiplexer can be read out in parallel.
  • 17. COMBINATIONAL LOGIC CIRCUIT: ENCODER  An Encoder is a combinational circuit that performs the reverse operation of Decoder.  It has maximum of 2^n input lines and ‘n’ output lines, hence it encodes the information from 2^n inputs into an n-bit code.  It will produce a binary code equivalent to the input,which is active High.Therefore, the encoder encodes 2^n input lines with ‘n’ bits.  Uses of Encoders –  Encoders are very common electronic circuits used in all digital systems.  Encoders are used to translate the decimal values to the binary in order to perform the binary functions such as addition, subtraction,multiplication,etc.  Other applications especially for Priority Encoders may include detecting interrupts in microprocessor applications.
  • 18. COMBINATIONAL LOGIC CIRCUIT: ENCODER: 4 : 2 ENCODER  The 4 to 2 Encoder consists of four inputsY3,Y2,Y1 &Y0 and two outputs A1 & A0.At any time, only one of these 4 inputs can be ‘1’ in order to get the respective binary code at the output.The figure below shows the logic symbol of 4 to 2 encoder. Block diagram TruthTableCircuit diagram Logical expression for A1 and A0 : A1 =Y3 +Y2 A0 =Y3 +Y1
  • 19. COMBINATIONAL LOGIC CIRCUIT: ENCODER: 4 : 2 ENCODER  The 8 to 3 Encoder or octal to Binary encoder consists of 8 inputs :Y7 toY0 and 3 outputs :A2,A1 & A0. Each input line corresponds to each octal digit and three outputs generate corresponding binary code. Block diagram TruthTableCircuit diagram Logical expression for A1 and A0 : A2 =Y7 +Y6 +Y5 +Y4 A1 =Y7 +Y6 +Y3 +Y2 A0 =Y7 +Y5 +Y3 +Y1
  • 20. DECIMALTO BCD ENCODER  The decimal to binary encoder usually consists of 10 input lines and 4 output lines. Each input line corresponds to the each decimal digit and 4 outputs correspond to the BCD code.This encoder accepts the decoded decimal data as an input and encodes it to the BCD output which is available on the output lines. Logical expression for A3,A2,A1 and A0 : A3 =Y9 +Y8 A2 =Y7 +Y6 +Y5 +Y4 A1 =Y7 +Y6 +Y3 +Y2 A0 =Y9 +Y7 +Y5 +Y3 +Y1 Block diagram TruthTableCircuit diagram
  • 21. COMBINATIONAL LOGIC CIRCUIT: DECODER  Decoder is a combinational circuit that has ‘n’ input lines and maximum of 2n output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled.That means decoder detects a particular code.The outputs of the decoder are nothing but the min terms of ‘n’ input variables lines, when it is enabled.  A Decoder with Enable input can function as a demultiplexer.A demultiplexer is a circuit that receives information from a single line and directs it to one of possible output lines. TruthTable-Circuit Diagram
  • 22. COMBINATIONAL LOGIC CIRCUIT: DECODER: 2TO 4 DECODER  Let 2 to 4 Decoder has two inputs A1 & A0 and four outputsY3,Y2,Y1 &Y0. Enable Inputs Outputs E A1 A0 Y3 Y2 Y1 Y0 0 x x 0 0 0 0 1 0 0 0 0 0 1 1 0 1 0 0 1 0 1 1 0 0 1 0 0 1 1 1 1 0 0 0 Boolean functions for each output Y3=E.A1.A0Y3=E.A1.A0 Y2=E.A1.A0′Y2=E.A1.A0′ Y1=E.A1′.A0Y1=E.A1′.A0 Y0=E.A1′.A0′ Block diagram TruthTableCircuit diagram
  • 23. ARITHMETIC LOGIC UNIT (ALU)  Inside a computer, there is an Arithmetic Logic Unit (ALU), which is capable of performing logical operations (e.g.AND, OR, Ex-OR, Invert etc.) in addition to the arithmetic operations (e.g.Addition, Subtraction etc.).  The control unit supplies the data required by the ALU from memory, or from input devices, and directs the ALU to perform a specific operation based on the instruction fetched from the memory.  ALU is the “calculator” portion of the computer.  An arithmetic logic unit(ALU) is a major component of the central processing unit of the a computer system.  It does all processes related to arithmetic and logic operations that need to be done on instruction words.  In some microprocessor architectures, the ALU is divided into the arithmetic unit (AU) and the logic unit (LU).
  • 24. ARITHMETIC LOGIC UNIT (ALU)  Different operation as carried out by ALU can be categorized as follows –  logical operations −These include operations like AND, OR, NOT, XOR, NOR, NAND, etc.  Bit-Shifting Operations −This pertains to shifting the positions of the bits by a certain number of places either towards the right or left, which is considered a multiplication or division operations.  Arithmetic operations −This refers to bit addition and subtraction.Although multiplication and division are sometimes used, these operations are more expensive to make. Multiplication and subtraction can also be done by repetitive additions and subtractions respectively.
  • 25. ALU CIRCUIT  An ALU can be designed by engineers to calculate many different operations.  When the operations become more and more complex,then the ALU will also become more and more expensive and also takes up more space in the CPU and dissipates more heat.  That is why engineers make the ALU powerful enough to ensure that the CPU is also powerful and fast, but not so complex as to become prohibitive in terms of cost and other disadvantages.