SlideShare a Scribd company logo
FLOATING PINT UNIT (FPU)
Digital signal processing can be divided into two subcategories, fixed point and floating points.
These are the formats refer to store and manipulate numbers within the devices.
In computing, floating point is a method of representing an approximation of a real number in a
way that can support a trade-off between range and precision. A number that can be represented
exactly is of the following form:
There are three types of floating point numbers:-half precision, single precision and double
precision.
Half precision-Half precision floating point is a 16-bit binary floating-point interchange format.
From 16 bits, 15th bit is used for sign bit, 14th to 10th bit is used for exponent part and remaining
10 bits are used to represent significand bits.
Single precision- total 32 bits are used to represent single precision floating point number. 31st
bit is used for sign bit, 30th to 23rd bits are used for exponent part and remaining 23 bits are used
for significant part.
Double precision- total 64 bits are used to represent single precision floating point number. 63rd
bit is used for sign bit, 62th to 52th bits are used for exponent part and remaining bits are used
for significand part.
Floating point unit- floating point unit is an IC which is designed to manipulate all the
arithmetic operations based on floating point numbers or fractions. This unit is fully dedicated to
work only on floating point numbers and nothing else. The basic microprocessor is not capable
of manipulating floating number quickly so a separate specialized floating point unit is designed
as coprocessor. This unit is designed to perform basically five operations:-
1. Addition
2. Subtraction
3. Multiplication
4. Division
5. Square root
If we take an example of FPU application that is an image processing system which uses a lossy
biorthogonal 9/7 lifting DWT technique and this yields a problem of complex computations with
floating point numbers. Such a system requires an additional hardware to handle the floating
point computations. This leads to design of a separate floating point unit.
Example of floating point addition:-
Let’s we have two 5 digit binary numbers
24*1.1001
+ 22*1.0010
Step1- Find the difference between larger and smaller exponent.
El=24, Es =22, difference=4-2=2
Step 2- makes the exponent equal by shifting the fraction with the smaller exponent right by the
difference bits (2). And add both fractions
1.1001 000
+0.0100 100
1.1101 100
Step 3- round the result to nearest even
1.1110
Result= 24*1.1110
Similarly other operations can also be computed using FPU. There are operational switches on
the FPU, on the bases of input given to switch it decides which operation is going to be
performed. If adder operator is fed to the switch then addition operation will be take place. Same
procedure is followed for subtraction, multiplication, division and square root.
We can use this FPU in many VLSI applications such as power optimized image processing
system. To reduce the power consumption we use logarithmic based FPU instead of conventional
FPU. Today’s image acquiring tools are generally battery operated and hence optimization of
power is a major concern. Using LNS (logarithmic number system) in arithmetic unit results in
reduced power.
For More Any Query You Can Visit Us At:
http://www.siliconmentor.com/
Floating Point Unit (FPU)

More Related Content

What's hot

Topic 1 Data Representation
Topic 1 Data RepresentationTopic 1 Data Representation
Topic 1 Data Representationekul
 
Data Representation
Data RepresentationData Representation
Data Representation
Praveen M Jigajinni
 
Floating Point Representation premium.pptx
Floating Point Representation premium.pptxFloating Point Representation premium.pptx
Floating Point Representation premium.pptx
shomikishpa
 
Arithmetic Operations
Arithmetic OperationsArithmetic Operations
Arithmetic Operations
gueste99d9a
 
Lecture 1
Lecture 1Lecture 1
Lecture 1
vishal choudhary
 
Arithmetic for Computers
Arithmetic for ComputersArithmetic for Computers
Arithmetic for Computers
MD. ABU TALHA
 
Data representation
Data representationData representation
Data representation
Johnson Prince
 
Addition and subtraction with signed magnitude data (mano
Addition and subtraction with signed magnitude data (manoAddition and subtraction with signed magnitude data (mano
Addition and subtraction with signed magnitude data (mano
cs19club
 
Data representation computer architecture
Data representation  computer architectureData representation  computer architecture
Data representation computer architecture
study cse
 
Number Systems
Number SystemsNumber Systems
Number Systems
Gaditek
 
Computer Data Representation
Computer Data RepresentationComputer Data Representation
Computer Data Representation
ritaester
 
Representation of geometric figuers in Braille
Representation of  geometric figuers in BrailleRepresentation of  geometric figuers in Braille
Representation of geometric figuers in BrailleBIJIT GHOSH
 
Integer represention
Integer representionInteger represention
Integer represention
Saif Ullah
 
How computers represent data
How computers represent dataHow computers represent data
How computers represent dataShaon Ahmed
 
Digital representation
Digital representationDigital representation
Digital representation
Khlaire Paño
 
Number System
Number SystemNumber System
Number System
Web Designer
 
Csc 2313 (lecture 3)
Csc 2313 (lecture 3)Csc 2313 (lecture 3)
Csc 2313 (lecture 3)
umardanjumamaiwada
 
Chapter iii: Number System
Chapter iii: Number SystemChapter iii: Number System
Chapter iii: Number System
kclove
 
Binary Digital representation
Binary Digital representationBinary Digital representation
Binary Digital representationSylvia Alvaro
 
Introduction to binary number system
Introduction to binary number systemIntroduction to binary number system
Introduction to binary number system
Vikas Dongre
 

What's hot (20)

Topic 1 Data Representation
Topic 1 Data RepresentationTopic 1 Data Representation
Topic 1 Data Representation
 
Data Representation
Data RepresentationData Representation
Data Representation
 
Floating Point Representation premium.pptx
Floating Point Representation premium.pptxFloating Point Representation premium.pptx
Floating Point Representation premium.pptx
 
Arithmetic Operations
Arithmetic OperationsArithmetic Operations
Arithmetic Operations
 
Lecture 1
Lecture 1Lecture 1
Lecture 1
 
Arithmetic for Computers
Arithmetic for ComputersArithmetic for Computers
Arithmetic for Computers
 
Data representation
Data representationData representation
Data representation
 
Addition and subtraction with signed magnitude data (mano
Addition and subtraction with signed magnitude data (manoAddition and subtraction with signed magnitude data (mano
Addition and subtraction with signed magnitude data (mano
 
Data representation computer architecture
Data representation  computer architectureData representation  computer architecture
Data representation computer architecture
 
Number Systems
Number SystemsNumber Systems
Number Systems
 
Computer Data Representation
Computer Data RepresentationComputer Data Representation
Computer Data Representation
 
Representation of geometric figuers in Braille
Representation of  geometric figuers in BrailleRepresentation of  geometric figuers in Braille
Representation of geometric figuers in Braille
 
Integer represention
Integer representionInteger represention
Integer represention
 
How computers represent data
How computers represent dataHow computers represent data
How computers represent data
 
Digital representation
Digital representationDigital representation
Digital representation
 
Number System
Number SystemNumber System
Number System
 
Csc 2313 (lecture 3)
Csc 2313 (lecture 3)Csc 2313 (lecture 3)
Csc 2313 (lecture 3)
 
Chapter iii: Number System
Chapter iii: Number SystemChapter iii: Number System
Chapter iii: Number System
 
Binary Digital representation
Binary Digital representationBinary Digital representation
Binary Digital representation
 
Introduction to binary number system
Introduction to binary number systemIntroduction to binary number system
Introduction to binary number system
 

Viewers also liked

Aleksandar sahatchiev-2014.eng-1
Aleksandar sahatchiev-2014.eng-1Aleksandar sahatchiev-2014.eng-1
Aleksandar sahatchiev-2014.eng-1Sim Aleksiev
 
Emilia arabadjieva-2015-1
Emilia arabadjieva-2015-1Emilia arabadjieva-2015-1
Emilia arabadjieva-2015-1
Sim Aleksiev
 
02. contxtual teaching ang learning
02. contxtual teaching ang learning02. contxtual teaching ang learning
02. contxtual teaching ang learning
Nuril anwar
 
Dec 1500 2007
Dec 1500 2007Dec 1500 2007
Dec 1500 2007
ingmanuel84
 
Parent Consultant Special Education
Parent Consultant Special EducationParent Consultant Special Education
Parent Consultant Special EducationAmy Dennis
 
The Crisis of Mediators? Science Communication in the Digital Age
The Crisis of Mediators? Science Communication in the Digital AgeThe Crisis of Mediators? Science Communication in the Digital Age
The Crisis of Mediators? Science Communication in the Digital Age
Master in Comunicazione delle Scienze
 
Presentation
PresentationPresentation
Presentation
A Anush Alvaro
 
Loser or winner
Loser or winnerLoser or winner
Loser or winnerjaamahe
 
Sherriff oyster-industry-snap shot-1011-industry-edition
Sherriff oyster-industry-snap shot-1011-industry-editionSherriff oyster-industry-snap shot-1011-industry-edition
Sherriff oyster-industry-snap shot-1011-industry-editionprogressive01
 
Let's holly qur'an vinal fatihah
Let's holly qur'an vinal fatihahLet's holly qur'an vinal fatihah
Let's holly qur'an vinal fatihah
Nuril anwar
 
Sales Tax Boot Camp for WooCommerce Sellers & Developers
Sales Tax Boot Camp for WooCommerce Sellers & DevelopersSales Tax Boot Camp for WooCommerce Sellers & Developers
Sales Tax Boot Camp for WooCommerce Sellers & Developers
TaxJar
 
република македонија Iva
република македонија Ivaрепублика македонија Iva
република македонија Iva
Suzana Mladenova
 
Sporting de braga & valencia cf aderllan santos
Sporting de braga & valencia cf   aderllan santosSporting de braga & valencia cf   aderllan santos
Sporting de braga & valencia cf aderllan santos
Do outro lado da barricada
 
Hgp platform high flyers v4
Hgp platform high flyers v4Hgp platform high flyers v4
Hgp platform high flyers v4
spa718
 
แนวข้อสอบภาษาต่างประเทศ นสต ม6
แนวข้อสอบภาษาต่างประเทศ นสต ม6แนวข้อสอบภาษาต่างประเทศ นสต ม6
แนวข้อสอบภาษาต่างประเทศ นสต ม6Marr Ps
 
Espiritualidade integral2
Espiritualidade integral2Espiritualidade integral2
Espiritualidade integral2
Flavio Pereira
 
New CV Imran Qureshi
New CV Imran QureshiNew CV Imran Qureshi
New CV Imran Qureshiali qureshi
 
Shalat itu tiang agama
Shalat itu tiang agamaShalat itu tiang agama
Shalat itu tiang agama
Nuril anwar
 

Viewers also liked (20)

Aleksandar sahatchiev-2014.eng-1
Aleksandar sahatchiev-2014.eng-1Aleksandar sahatchiev-2014.eng-1
Aleksandar sahatchiev-2014.eng-1
 
Emilia arabadjieva-2015-1
Emilia arabadjieva-2015-1Emilia arabadjieva-2015-1
Emilia arabadjieva-2015-1
 
02. contxtual teaching ang learning
02. contxtual teaching ang learning02. contxtual teaching ang learning
02. contxtual teaching ang learning
 
Dec 1500 2007
Dec 1500 2007Dec 1500 2007
Dec 1500 2007
 
Parent Consultant Special Education
Parent Consultant Special EducationParent Consultant Special Education
Parent Consultant Special Education
 
The Crisis of Mediators? Science Communication in the Digital Age
The Crisis of Mediators? Science Communication in the Digital AgeThe Crisis of Mediators? Science Communication in the Digital Age
The Crisis of Mediators? Science Communication in the Digital Age
 
Prototypes
PrototypesPrototypes
Prototypes
 
Presentation
PresentationPresentation
Presentation
 
What happened in the intertestamental period
What happened in the intertestamental period What happened in the intertestamental period
What happened in the intertestamental period
 
Loser or winner
Loser or winnerLoser or winner
Loser or winner
 
Sherriff oyster-industry-snap shot-1011-industry-edition
Sherriff oyster-industry-snap shot-1011-industry-editionSherriff oyster-industry-snap shot-1011-industry-edition
Sherriff oyster-industry-snap shot-1011-industry-edition
 
Let's holly qur'an vinal fatihah
Let's holly qur'an vinal fatihahLet's holly qur'an vinal fatihah
Let's holly qur'an vinal fatihah
 
Sales Tax Boot Camp for WooCommerce Sellers & Developers
Sales Tax Boot Camp for WooCommerce Sellers & DevelopersSales Tax Boot Camp for WooCommerce Sellers & Developers
Sales Tax Boot Camp for WooCommerce Sellers & Developers
 
република македонија Iva
република македонија Ivaрепублика македонија Iva
република македонија Iva
 
Sporting de braga & valencia cf aderllan santos
Sporting de braga & valencia cf   aderllan santosSporting de braga & valencia cf   aderllan santos
Sporting de braga & valencia cf aderllan santos
 
Hgp platform high flyers v4
Hgp platform high flyers v4Hgp platform high flyers v4
Hgp platform high flyers v4
 
แนวข้อสอบภาษาต่างประเทศ นสต ม6
แนวข้อสอบภาษาต่างประเทศ นสต ม6แนวข้อสอบภาษาต่างประเทศ นสต ม6
แนวข้อสอบภาษาต่างประเทศ นสต ม6
 
Espiritualidade integral2
Espiritualidade integral2Espiritualidade integral2
Espiritualidade integral2
 
New CV Imran Qureshi
New CV Imran QureshiNew CV Imran Qureshi
New CV Imran Qureshi
 
Shalat itu tiang agama
Shalat itu tiang agamaShalat itu tiang agama
Shalat itu tiang agama
 

Similar to Floating Point Unit (FPU)

H010114954
H010114954H010114954
H010114954
IOSR Journals
 
Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...
IOSR Journals
 
Unit 2 Arithmetic
Unit 2 ArithmeticUnit 2 Arithmetic
Unit 2 Arithmetic
Balaji Vignesh
 
Neumerical Methods.pptx
Neumerical Methods.pptxNeumerical Methods.pptx
Neumerical Methods.pptx
PayelDalal
 
Design of 32-bit Floating Point Unit for Advanced Processors
Design of 32-bit Floating Point Unit for Advanced ProcessorsDesign of 32-bit Floating Point Unit for Advanced Processors
Design of 32-bit Floating Point Unit for Advanced Processors
IJERA Editor
 
Chapter 03 arithmetic for computers
Chapter 03   arithmetic for computersChapter 03   arithmetic for computers
Chapter 03 arithmetic for computersBảo Hoang
 
Arithmetic for Computers.ppt
Arithmetic for Computers.pptArithmetic for Computers.ppt
Arithmetic for Computers.ppt
JEEVANANTHAMG6
 
DSP Module -5 Multirate Signal Processing and its applications
DSP Module -5 Multirate Signal Processing and its applicationsDSP Module -5 Multirate Signal Processing and its applications
DSP Module -5 Multirate Signal Processing and its applications
Shiny Christobel
 
Ch 2.pptx
Ch 2.pptxCh 2.pptx
Ch 2.pptx
berekethailu2
 
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
inventionjournals
 
Computer Oraganizaation.pptx
Computer Oraganizaation.pptxComputer Oraganizaation.pptx
Computer Oraganizaation.pptx
bmangesh
 
Manoch1raw 160512091436
Manoch1raw 160512091436Manoch1raw 160512091436
Manoch1raw 160512091436
marangburu42
 
An FPGA Based Floating Point Arithmetic Unit Using Verilog
An FPGA Based Floating Point Arithmetic Unit Using VerilogAn FPGA Based Floating Point Arithmetic Unit Using Verilog
An FPGA Based Floating Point Arithmetic Unit Using Verilog
IJMTST Journal
 
A floating-point adder (IEEE 754 floating-point.pptx
A floating-point adder (IEEE 754 floating-point.pptxA floating-point adder (IEEE 754 floating-point.pptx
A floating-point adder (IEEE 754 floating-point.pptx
NiveditaAcharyya2035
 
Unit ii ca--arithmetic
Unit ii ca--arithmeticUnit ii ca--arithmetic
Unit ii ca--arithmetic
Praba haran
 
Bitwise Operations in Programming
Bitwise Operations in ProgrammingBitwise Operations in Programming
Bitwise Operations in Programming
Svetlin Nakov
 
IRJET- Implementation of Floating Point FFT Processor with Single Precision f...
IRJET- Implementation of Floating Point FFT Processor with Single Precision f...IRJET- Implementation of Floating Point FFT Processor with Single Precision f...
IRJET- Implementation of Floating Point FFT Processor with Single Precision f...
IRJET Journal
 
Number Systems Basic Concepts
Number Systems Basic ConceptsNumber Systems Basic Concepts
Number Systems Basic Concepts
Laguna State Polytechnic University
 
Design and Analysis of High Performance Floating Point Arithmetic Unit
Design and Analysis of High Performance Floating Point Arithmetic UnitDesign and Analysis of High Performance Floating Point Arithmetic Unit
Design and Analysis of High Performance Floating Point Arithmetic Unit
ijtsrd
 

Similar to Floating Point Unit (FPU) (20)

H010114954
H010114954H010114954
H010114954
 
Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...
 
Unit 2 Arithmetic
Unit 2 ArithmeticUnit 2 Arithmetic
Unit 2 Arithmetic
 
Neumerical Methods.pptx
Neumerical Methods.pptxNeumerical Methods.pptx
Neumerical Methods.pptx
 
Design of 32-bit Floating Point Unit for Advanced Processors
Design of 32-bit Floating Point Unit for Advanced ProcessorsDesign of 32-bit Floating Point Unit for Advanced Processors
Design of 32-bit Floating Point Unit for Advanced Processors
 
Chapter 03 arithmetic for computers
Chapter 03   arithmetic for computersChapter 03   arithmetic for computers
Chapter 03 arithmetic for computers
 
Arithmetic for Computers.ppt
Arithmetic for Computers.pptArithmetic for Computers.ppt
Arithmetic for Computers.ppt
 
DSP Module -5 Multirate Signal Processing and its applications
DSP Module -5 Multirate Signal Processing and its applicationsDSP Module -5 Multirate Signal Processing and its applications
DSP Module -5 Multirate Signal Processing and its applications
 
Ch 2.pptx
Ch 2.pptxCh 2.pptx
Ch 2.pptx
 
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
 
Computer Oraganizaation.pptx
Computer Oraganizaation.pptxComputer Oraganizaation.pptx
Computer Oraganizaation.pptx
 
Manoch1raw 160512091436
Manoch1raw 160512091436Manoch1raw 160512091436
Manoch1raw 160512091436
 
An FPGA Based Floating Point Arithmetic Unit Using Verilog
An FPGA Based Floating Point Arithmetic Unit Using VerilogAn FPGA Based Floating Point Arithmetic Unit Using Verilog
An FPGA Based Floating Point Arithmetic Unit Using Verilog
 
A floating-point adder (IEEE 754 floating-point.pptx
A floating-point adder (IEEE 754 floating-point.pptxA floating-point adder (IEEE 754 floating-point.pptx
A floating-point adder (IEEE 754 floating-point.pptx
 
Unit ii ca--arithmetic
Unit ii ca--arithmeticUnit ii ca--arithmetic
Unit ii ca--arithmetic
 
Bitwise Operations in Programming
Bitwise Operations in ProgrammingBitwise Operations in Programming
Bitwise Operations in Programming
 
IRJET- Implementation of Floating Point FFT Processor with Single Precision f...
IRJET- Implementation of Floating Point FFT Processor with Single Precision f...IRJET- Implementation of Floating Point FFT Processor with Single Precision f...
IRJET- Implementation of Floating Point FFT Processor with Single Precision f...
 
Number Systems Basic Concepts
Number Systems Basic ConceptsNumber Systems Basic Concepts
Number Systems Basic Concepts
 
DCF QNA edited
DCF QNA editedDCF QNA edited
DCF QNA edited
 
Design and Analysis of High Performance Floating Point Arithmetic Unit
Design and Analysis of High Performance Floating Point Arithmetic UnitDesign and Analysis of High Performance Floating Point Arithmetic Unit
Design and Analysis of High Performance Floating Point Arithmetic Unit
 

More from Silicon Mentor

Image Processing and Computer Vision
Image Processing and Computer VisionImage Processing and Computer Vision
Image Processing and Computer Vision
Silicon Mentor
 
Encoding Schemes for Multipliers
Encoding Schemes for MultipliersEncoding Schemes for Multipliers
Encoding Schemes for Multipliers
Silicon Mentor
 
Signal Filtering
Signal FilteringSignal Filtering
Signal Filtering
Silicon Mentor
 
Implementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGAImplementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGA
Silicon Mentor
 
High Performance FPGA Based Decimal-to-Binary Conversion Schemes
High Performance FPGA Based Decimal-to-Binary Conversion SchemesHigh Performance FPGA Based Decimal-to-Binary Conversion Schemes
High Performance FPGA Based Decimal-to-Binary Conversion Schemes
Silicon Mentor
 
Low Power Design Approach in VLSI
Low Power Design Approach in VLSILow Power Design Approach in VLSI
Low Power Design Approach in VLSI
Silicon Mentor
 
Introduction to Support Vector Machines
Introduction to Support Vector MachinesIntroduction to Support Vector Machines
Introduction to Support Vector Machines
Silicon Mentor
 
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Silicon Mentor
 
Matlab worshop
Matlab worshopMatlab worshop
Matlab worshop
Silicon Mentor
 
Low power vlsi design workshop 1
Low power vlsi design workshop 1Low power vlsi design workshop 1
Low power vlsi design workshop 1
Silicon Mentor
 
Hspice proposal workshop
Hspice proposal workshopHspice proposal workshop
Hspice proposal workshop
Silicon Mentor
 
HDL workshop
HDL workshopHDL workshop
HDL workshop
Silicon Mentor
 
Vlsi ieee projects
Vlsi ieee projectsVlsi ieee projects
Vlsi ieee projects
Silicon Mentor
 
IEEE based Research projects List for M.tech/PhD students
IEEE based Research projects List for M.tech/PhD studentsIEEE based Research projects List for M.tech/PhD students
IEEE based Research projects List for M.tech/PhD students
Silicon Mentor
 

More from Silicon Mentor (16)

Image Processing and Computer Vision
Image Processing and Computer VisionImage Processing and Computer Vision
Image Processing and Computer Vision
 
Encoding Schemes for Multipliers
Encoding Schemes for MultipliersEncoding Schemes for Multipliers
Encoding Schemes for Multipliers
 
Signal Filtering
Signal FilteringSignal Filtering
Signal Filtering
 
Implementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGAImplementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGA
 
High Performance FPGA Based Decimal-to-Binary Conversion Schemes
High Performance FPGA Based Decimal-to-Binary Conversion SchemesHigh Performance FPGA Based Decimal-to-Binary Conversion Schemes
High Performance FPGA Based Decimal-to-Binary Conversion Schemes
 
Low Power Design Approach in VLSI
Low Power Design Approach in VLSILow Power Design Approach in VLSI
Low Power Design Approach in VLSI
 
Introduction to Support Vector Machines
Introduction to Support Vector MachinesIntroduction to Support Vector Machines
Introduction to Support Vector Machines
 
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
 
Analog design
Analog design Analog design
Analog design
 
Matlab worshop
Matlab worshopMatlab worshop
Matlab worshop
 
Low power vlsi design workshop 1
Low power vlsi design workshop 1Low power vlsi design workshop 1
Low power vlsi design workshop 1
 
Hspice proposal workshop
Hspice proposal workshopHspice proposal workshop
Hspice proposal workshop
 
HDL workshop
HDL workshopHDL workshop
HDL workshop
 
Vlsi ieee projects
Vlsi ieee projectsVlsi ieee projects
Vlsi ieee projects
 
Vlsi ieee projects
Vlsi ieee projectsVlsi ieee projects
Vlsi ieee projects
 
IEEE based Research projects List for M.tech/PhD students
IEEE based Research projects List for M.tech/PhD studentsIEEE based Research projects List for M.tech/PhD students
IEEE based Research projects List for M.tech/PhD students
 

Recently uploaded

Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
Peter Windle
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
Celine George
 
A Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptxA Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptx
thanhdowork
 
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdfMASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
goswamiyash170123
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
Vikramjit Singh
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
Special education needs
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
EverAndrsGuerraGuerr
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
EduSkills OECD
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
heathfieldcps1
 
Advantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO PerspectiveAdvantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO Perspective
Krisztián Száraz
 
A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
Peter Windle
 
Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
Jisc
 
Chapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdfChapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdf
Kartik Tiwari
 
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Dr. Vinod Kumar Kanvaria
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
Vivekanand Anglo Vedic Academy
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
DhatriParmar
 
Azure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHatAzure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHat
Scholarhat
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
SACHIN R KONDAGURI
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
Atul Kumar Singh
 

Recently uploaded (20)

Embracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic ImperativeEmbracing GenAI - A Strategic Imperative
Embracing GenAI - A Strategic Imperative
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
 
A Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptxA Survey of Techniques for Maximizing LLM Performance.pptx
A Survey of Techniques for Maximizing LLM Performance.pptx
 
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdfMASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
 
special B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdfspecial B.ed 2nd year old paper_20240531.pdf
special B.ed 2nd year old paper_20240531.pdf
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
 
The basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptxThe basics of sentences session 5pptx.pptx
The basics of sentences session 5pptx.pptx
 
Advantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO PerspectiveAdvantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO Perspective
 
A Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in EducationA Strategic Approach: GenAI in Education
A Strategic Approach: GenAI in Education
 
Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
 
Chapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdfChapter -12, Antibiotics (One Page Notes).pdf
Chapter -12, Antibiotics (One Page Notes).pdf
 
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
 
The French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free downloadThe French Revolution Class 9 Study Material pdf free download
The French Revolution Class 9 Study Material pdf free download
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
 
Azure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHatAzure Interview Questions and Answers PDF By ScholarHat
Azure Interview Questions and Answers PDF By ScholarHat
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
 

Floating Point Unit (FPU)

  • 1. FLOATING PINT UNIT (FPU) Digital signal processing can be divided into two subcategories, fixed point and floating points. These are the formats refer to store and manipulate numbers within the devices. In computing, floating point is a method of representing an approximation of a real number in a way that can support a trade-off between range and precision. A number that can be represented exactly is of the following form: There are three types of floating point numbers:-half precision, single precision and double precision. Half precision-Half precision floating point is a 16-bit binary floating-point interchange format. From 16 bits, 15th bit is used for sign bit, 14th to 10th bit is used for exponent part and remaining 10 bits are used to represent significand bits. Single precision- total 32 bits are used to represent single precision floating point number. 31st bit is used for sign bit, 30th to 23rd bits are used for exponent part and remaining 23 bits are used for significant part. Double precision- total 64 bits are used to represent single precision floating point number. 63rd bit is used for sign bit, 62th to 52th bits are used for exponent part and remaining bits are used for significand part.
  • 2. Floating point unit- floating point unit is an IC which is designed to manipulate all the arithmetic operations based on floating point numbers or fractions. This unit is fully dedicated to work only on floating point numbers and nothing else. The basic microprocessor is not capable of manipulating floating number quickly so a separate specialized floating point unit is designed as coprocessor. This unit is designed to perform basically five operations:- 1. Addition 2. Subtraction 3. Multiplication 4. Division 5. Square root If we take an example of FPU application that is an image processing system which uses a lossy biorthogonal 9/7 lifting DWT technique and this yields a problem of complex computations with floating point numbers. Such a system requires an additional hardware to handle the floating point computations. This leads to design of a separate floating point unit. Example of floating point addition:- Let’s we have two 5 digit binary numbers 24*1.1001 + 22*1.0010
  • 3. Step1- Find the difference between larger and smaller exponent. El=24, Es =22, difference=4-2=2 Step 2- makes the exponent equal by shifting the fraction with the smaller exponent right by the difference bits (2). And add both fractions 1.1001 000 +0.0100 100 1.1101 100 Step 3- round the result to nearest even 1.1110 Result= 24*1.1110 Similarly other operations can also be computed using FPU. There are operational switches on the FPU, on the bases of input given to switch it decides which operation is going to be performed. If adder operator is fed to the switch then addition operation will be take place. Same procedure is followed for subtraction, multiplication, division and square root. We can use this FPU in many VLSI applications such as power optimized image processing system. To reduce the power consumption we use logarithmic based FPU instead of conventional FPU. Today’s image acquiring tools are generally battery operated and hence optimization of power is a major concern. Using LNS (logarithmic number system) in arithmetic unit results in reduced power. For More Any Query You Can Visit Us At: http://www.siliconmentor.com/