Submit Search
Upload
Design and Implementation of 6t SRAM using FINFET with Low Power Application
•
1 like
•
121 views
IRJET Journal
Follow
https://irjet.net/archives/V4/i7/IRJET-V4I7488.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 5
Download now
Download to read offline
Recommended
Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...
Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...
IDES Editor
Iw2616951698
Iw2616951698
IJERA Editor
Tsp cmc 46872
Tsp cmc 46872
RoobanS4
Bv32457460
Bv32457460
IJERA Editor
An improvised design implementation of sram
An improvised design implementation of sram
IAEME Publication
Kc2517811784
Kc2517811784
IJERA Editor
MTJ-Based Nonvolatile 9T SRAM Cell
MTJ-Based Nonvolatile 9T SRAM Cell
idescitation
IRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS Technology
IRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS Technology
IRJET Journal
Recommended
Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...
Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...
IDES Editor
Iw2616951698
Iw2616951698
IJERA Editor
Tsp cmc 46872
Tsp cmc 46872
RoobanS4
Bv32457460
Bv32457460
IJERA Editor
An improvised design implementation of sram
An improvised design implementation of sram
IAEME Publication
Kc2517811784
Kc2517811784
IJERA Editor
MTJ-Based Nonvolatile 9T SRAM Cell
MTJ-Based Nonvolatile 9T SRAM Cell
idescitation
IRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS Technology
IRJET- Comparative Analysis of High Speed SRAM Cell for 90nm CMOS Technology
IRJET Journal
emerging memory technologies Document
emerging memory technologies Document
Vidya Baddam
Power analysis of 4 t sram by stacking technique using tanner tool
Power analysis of 4 t sram by stacking technique using tanner tool
eSAT Publishing House
IRJET- Modified Low Power Single Bit-Line Static Random-Access Memory Cell Ar...
IRJET- Modified Low Power Single Bit-Line Static Random-Access Memory Cell Ar...
IRJET Journal
Fj3110731078
Fj3110731078
IJERA Editor
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
IJECEIAES
Low power sram
Low power sram
IAEME Publication
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
IOSR Journals
Ijetcas14 542
Ijetcas14 542
Iasir Journals
IRJET- A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
IRJET- A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
IRJET Journal
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
IJMER
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
VLSICS Design
Design and Simulation Low power SRAM Circuits
Design and Simulation Low power SRAM Circuits
ijsrd.com
Time and Low Power Operation Using Embedded Dram to Gain Cell Data Retention
Time and Low Power Operation Using Embedded Dram to Gain Cell Data Retention
IJMTST Journal
A Comparitive Analysis of Improved 6t Sram Cell With Different Sram Cell
A Comparitive Analysis of Improved 6t Sram Cell With Different Sram Cell
IJERA Editor
Analysis of FinFET based Low Power SRAM Cell
Analysis of FinFET based Low Power SRAM Cell
ijsrd.com
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
Editor IJMTER
Ijetcas14 632
Ijetcas14 632
Iasir Journals
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
IRJET Journal
Calculo de la potencia consumida en una celda SRAM
Calculo de la potencia consumida en una celda SRAM
Jose Angel Mitma Mollisaca
Design of Low Power High Density SRAM Bit Cell
Design of Low Power High Density SRAM Bit Cell
IRJET Journal
Advantages of 64 Bit 5T SRAM
Advantages of 64 Bit 5T SRAM
IJSRED
Advantages of 64 Bit 5T SRAM
Advantages of 64 Bit 5T SRAM
IJSRED
More Related Content
What's hot
emerging memory technologies Document
emerging memory technologies Document
Vidya Baddam
Power analysis of 4 t sram by stacking technique using tanner tool
Power analysis of 4 t sram by stacking technique using tanner tool
eSAT Publishing House
IRJET- Modified Low Power Single Bit-Line Static Random-Access Memory Cell Ar...
IRJET- Modified Low Power Single Bit-Line Static Random-Access Memory Cell Ar...
IRJET Journal
Fj3110731078
Fj3110731078
IJERA Editor
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
IJECEIAES
Low power sram
Low power sram
IAEME Publication
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
IOSR Journals
Ijetcas14 542
Ijetcas14 542
Iasir Journals
IRJET- A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
IRJET- A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
IRJET Journal
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
IJMER
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
VLSICS Design
Design and Simulation Low power SRAM Circuits
Design and Simulation Low power SRAM Circuits
ijsrd.com
Time and Low Power Operation Using Embedded Dram to Gain Cell Data Retention
Time and Low Power Operation Using Embedded Dram to Gain Cell Data Retention
IJMTST Journal
A Comparitive Analysis of Improved 6t Sram Cell With Different Sram Cell
A Comparitive Analysis of Improved 6t Sram Cell With Different Sram Cell
IJERA Editor
What's hot
(14)
emerging memory technologies Document
emerging memory technologies Document
Power analysis of 4 t sram by stacking technique using tanner tool
Power analysis of 4 t sram by stacking technique using tanner tool
IRJET- Modified Low Power Single Bit-Line Static Random-Access Memory Cell Ar...
IRJET- Modified Low Power Single Bit-Line Static Random-Access Memory Cell Ar...
Fj3110731078
Fj3110731078
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Low power sram
Low power sram
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Ijetcas14 542
Ijetcas14 542
IRJET- A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
IRJET- A Novel 5 Stage MTCNT Delay Line at 32nm Technology Node
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
Design and Simulation Low power SRAM Circuits
Design and Simulation Low power SRAM Circuits
Time and Low Power Operation Using Embedded Dram to Gain Cell Data Retention
Time and Low Power Operation Using Embedded Dram to Gain Cell Data Retention
A Comparitive Analysis of Improved 6t Sram Cell With Different Sram Cell
A Comparitive Analysis of Improved 6t Sram Cell With Different Sram Cell
Similar to Design and Implementation of 6t SRAM using FINFET with Low Power Application
Analysis of FinFET based Low Power SRAM Cell
Analysis of FinFET based Low Power SRAM Cell
ijsrd.com
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
Editor IJMTER
Ijetcas14 632
Ijetcas14 632
Iasir Journals
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
IRJET Journal
Calculo de la potencia consumida en una celda SRAM
Calculo de la potencia consumida en una celda SRAM
Jose Angel Mitma Mollisaca
Design of Low Power High Density SRAM Bit Cell
Design of Low Power High Density SRAM Bit Cell
IRJET Journal
Advantages of 64 Bit 5T SRAM
Advantages of 64 Bit 5T SRAM
IJSRED
Advantages of 64 Bit 5T SRAM
Advantages of 64 Bit 5T SRAM
IJSRED
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
iosrjce
Bc36330333
Bc36330333
IJERA Editor
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
cscpconf
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
csandit
Different Leakage Power Reduction Techniques in SRAM Circuits : A State-of-th...
Different Leakage Power Reduction Techniques in SRAM Circuits : A State-of-th...
IRJET Journal
250nm Technology Based Low Power SRAM Memory
250nm Technology Based Low Power SRAM Memory
iosrjce
Kc2517811784
Kc2517811784
IJERA Editor
An improvised design implementation of sram
An improvised design implementation of sram
IAEME Publication
IRJET- Design of Energy Efficient 8T SRAM Cell at 90nm Technology
IRJET- Design of Energy Efficient 8T SRAM Cell at 90nm Technology
IRJET Journal
FPGA IMPLEMENTATION OF RECOVERY BOOSTING TECHNIQUE TO ENHANCE NBTI RECOVERY I...
FPGA IMPLEMENTATION OF RECOVERY BOOSTING TECHNIQUE TO ENHANCE NBTI RECOVERY I...
Editor IJMTER
Study and Analysis of Low Power SRAM Memory Array at nano-scaled Technology
Study and Analysis of Low Power SRAM Memory Array at nano-scaled Technology
IRJET Journal
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
IOSR Journals
Similar to Design and Implementation of 6t SRAM using FINFET with Low Power Application
(20)
Analysis of FinFET based Low Power SRAM Cell
Analysis of FinFET based Low Power SRAM Cell
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
Ijetcas14 632
Ijetcas14 632
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
Calculo de la potencia consumida en una celda SRAM
Calculo de la potencia consumida en una celda SRAM
Design of Low Power High Density SRAM Bit Cell
Design of Low Power High Density SRAM Bit Cell
Advantages of 64 Bit 5T SRAM
Advantages of 64 Bit 5T SRAM
Advantages of 64 Bit 5T SRAM
Advantages of 64 Bit 5T SRAM
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
Bc36330333
Bc36330333
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
Different Leakage Power Reduction Techniques in SRAM Circuits : A State-of-th...
Different Leakage Power Reduction Techniques in SRAM Circuits : A State-of-th...
250nm Technology Based Low Power SRAM Memory
250nm Technology Based Low Power SRAM Memory
Kc2517811784
Kc2517811784
An improvised design implementation of sram
An improvised design implementation of sram
IRJET- Design of Energy Efficient 8T SRAM Cell at 90nm Technology
IRJET- Design of Energy Efficient 8T SRAM Cell at 90nm Technology
FPGA IMPLEMENTATION OF RECOVERY BOOSTING TECHNIQUE TO ENHANCE NBTI RECOVERY I...
FPGA IMPLEMENTATION OF RECOVERY BOOSTING TECHNIQUE TO ENHANCE NBTI RECOVERY I...
Study and Analysis of Low Power SRAM Memory Array at nano-scaled Technology
Study and Analysis of Low Power SRAM Memory Array at nano-scaled Technology
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
Call Girls in Nagpur High Profile
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
ranjana rawat
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
upamatechverse
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Dr.Costas Sachpazis
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
RajaP95
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Dr.Costas Sachpazis
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
SIVASHANKAR N
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
ranjana rawat
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
upamatechverse
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
humanexperienceaaa
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Call Girls in Nagpur High Profile
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
Tsuyoshi Horigome
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
slot gacor bisa pakai pulsa
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
RajkumarAkumalla
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
João Esperancinha
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
Soham Mondal
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
ranjana rawat
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
Suhani Kapoor
Recently uploaded
(20)
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
Design and Implementation of 6t SRAM using FINFET with Low Power Application
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 07 | July -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 2392 DESIGN AND IMPLEMENTATION OF 6T SRAM USING FINFET WITH LOW POWER APPLICATION Jigyasa panchal1, Dr.Vishal Ramola2 1M.Tech Scholar, Dept. Of VLSI Design, F.O.T. Uttrakhand Technical University, Dehradun, India 2Asst.Prof. (H.O.D.), Dept. Of VLSI Design, F.O.T. Uttrakhand Technical University, Dehradun, India ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract- CMOS devices are facing many problems because the gate starts losing control overthechannel. Theseproblems includes increase in leakage currents, increase of on current, increase in manufacturing cost, large variations in parameters, less reliability and yield, short channel effects etc Since conventional CMOS is used to design SRAM, but it is also facing the problem of high power dissipation and increase in leakage currentwhichaffectsitsperformancebadly. Memories are required to have short access time, less power dissipation and low leakage current thus FINFET based SRAM cells are recommended over CMOS based SRAM cells. Reducing the leakage aspects of the SRAM cells has been very essential to enhance the stability of the cell. Therefore many low power techniques are used to reduce the power dissipation and leakage currents. These include Multithreshold CMOS (MTCMOS), variable threshold CMOS (VTCMOS), Stacking technique, power gating, Self controllable voltage level (SVL) technique etc. In this paper we propose use of MTCMOS technique to design a FINFET SRAM cell and compare it with FINFET SRAM cell in terms of dynamic power dissipation. All the simulation are done on symica using14nmtechnology and predictive technology model (PTM). Key Words: FINFET, SRAM, Dynamic Power dissipation, Energy Efficiency, CMOS, MTCMOS 1. INTRODUCTION With the advancement in the VLSI field, FINFET SRAM has been evolved as a revolutionary technologytooffer7nmsize of transistor design to compensate for the need of superior storage system. The basic reason of this revolutionary technology is because of the three dimensional design of the gate which lowers its controlling dependencies over conventional drain and source terminal. The conventional transistor design faces the problem of short channel effect, which is completely removed by present design principle of FINFET. Conventional MOSFETalsofacestheproblemdueto variations of arbitrary dopant which is also removed due to FINFET as there is no channel doping mechanism in it. In FINFET circuits lower levels of supply voltage occurs in comparison to the planer CMOS circuits as there are also less number of energy points as well as less number of points for product of delay and energy. Therefore we get better stability in the voltage due to FINFET. At the same time, memory storage system like SRAM suffers due to high occupancy of cache memory in the chip area as well asitalso suffers from maximum energy consumption of the chip power [6]. 1.1 CMOS BASED SRAM An SRAM cell is the key component storing a single bit of binary information. Memory circuits, mainly caches, are predicted to occupy more than 90% of the chip silicon area in the foreseeable future. This makes itsdesignandtestto be robust without any room for errors. A 6T CMOS SRAM cell is very popular in the IC industry due to its lowest staticpower dissipation among variouscircuitconfigurations.Inaddition, the CMOS Cell offers superior noise margins. A typical MOSFET-based 6-T SRAM cell is shown in Figure 1. It has two cross coupled inverters forming a latch and two ntype access transistors. Thegateterminal oftheaccesstransistors is connected to the word line (wl) and source terminal is connected to bit line (bl) and bit line bar (blb) respectively. Whenever the memory element is to be used for read or write operation, the access transistors mustbeswitchedON. There is a requirement that SRAM cell should provide wider noise margin and high speed but it is a major problem because if we require high speed then the leakage power increases [6]. Another problem with conventional planar SRAM is that large scaled technologies are used in design principle of SRAM that provides smaller size with minimum supply voltage. This provides us with narrow difference between the cut-off voltage and the supply voltage. Sometimes this narrow difference becomes highly unstable especiallywhen design requires increases in number of transistors with reduced size in order to maintain large storage points [6]. Device design for an SRAM is governed by the stability, power consumption, and access time of an SRAM cell.
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 07 | July -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 2393 Fig.1.1 Schematic of CMOS based SRAM 1.2 FINFET BASED 6T SRAM CELL It is expected that memories will be the major occupancy in the future design. Because of this fact scaling turns out to be considerably all the more difficult and important. In FINFET the electrostatic control of a gateisenhanced becauseofgate control from numerous sides of the fin.Shortchannel effects, for example, subthreshold degradation, Vth roll of width length and drain induced barrier lowering (DIBL) are improved due to multigate MOSFET. Memories are required to have short access time, less power dissipation and low leakage current thus FINFET based SRAM cells are recommended over CMOS based SRAM cells. FINFET based SRAM cells are more popular due to the low power dissipation. FINFET based 6T SRAM cell structure differs from the conventional 6T SRAM [7]. It has two crosscoupled inverters as basic memory element and two FINFET based access transistors. Thegateterminal oftheaccesstransistors is connected to the word line (wl) and source terminal is connected to bit line (bl) and bit line bar (blb) respectively. Whenever the memory element is to be used for read or write operation, the access transistors mustbeswitchedON. During writing and reading operation of the SRAM cell, the access transistors are turned on through the wordlinewhile they are turned off during hold condition. The FinFET based 6T SRAM cell design is shown in Fig 1.2. Fig.1.2 Schematic for FINFET based SRAM 2. DESIGN TECHNIQUES FOR REDUCING THE LEAKAGE POWER FOR LOW POWER SRAM Most microelectronicframeworksinvestimpressivetime and energy in a standby state. The vitality of the DC-DC converter to enter or leave a low power mode must be considered deliberately. In the event that the cost of transitioning to and from a low standby power state is sufficiently low then the policy of entering the low power state when the system is in idle state might be adopted. In that place the expected durationofthestandbystatemust be precisely computed and considered when we are using a power management approach. In the following area, techniques are exhibited for decreasing the subthreshold leakage currents that are in STANDBYorACTIVEmodel.One such technique is multithreshold CMOS (MTCMOS). 2.1 MULTITHRESHOLD CMOS (MTCMOS) Multi-threshod CMOS ( MTCMOS) is a variety of CMOS chip innovation which has transistors with multiple threshold voltages (Vth) keeping in mind the end goal is to improve delay or power. The gate voltage where a inversion layer is formed at the interface between the gate oxide layer and the substrate (body) of the transistor is simply the threshold voltage of transistor. Low Vth devices switch fastly, and are in this way valuable on critical delay paths to limit clock periods. The drawback is that low Vth devices have significantly higher static leakage power. High Vth devices are utilized on non-critical paths to decrease static leakage power. High Vth devices causes reduction in static leakage by 10 times as contrast to low Vth devices. In the ACTIVE mode, the sleep transistor is turned on. The function of the circuit remains same. In the STANDBY state, the transistor is switched off, which disconnects the gate from the ground. Note that to bring down the leakage, the threshold voltage of the sleep transistor must be larger. If this condition is not adopted, the sleep transistorwill have a high leakage current, which will make the power gating less viable. Less leakage might be accomplished if the width of the sleep transistor is smaller than the joined width of the transistors in the pull down circuit. To ensure the correct usefulness of the circuit, the sleep transistor must be deliberately sized to diminish its voltage drop while it is on. The voltage drop on the sleep transistor diminishes the effective supply voltage of the logic gate. Additionally, it causes increase in threshold voltage ofpull downtransistors because of the body effect [7]. 2.2 DESIGN OF MTCMOS FINFET SRAM In MTCMOS technique, low threshold voltage transistors gets disconnected from power supply by utilizing high threshold sleep transistor on the top and base of the logic circuit. Transistor having low threshold voltage (low-Vth)is utilized to plan logic. The sleep transistors are controlled by
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 07 | July -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 2394 the clock signal. During the dynamic mode,theclock signal is made high, causing both high Vth transistor to turn on and give a virtual power and ground to the low Vth logic circuit. At the point when the circuit is in-standby mode, the sleep signal is made to go low, compelling both high Vth transistor to cutoff and detach power supply source (VDD) cablesfrom the low Vth logic circuit. This outcomes in a low leakage current from power supply source to ground in standby mode. One drawback ofMTCMOSprocedureisthenumberof sleep transistors and its sizing gets troublesome for very large circuits. Fig 1.3 shows the schematic of FINFET based SRAM CELL using MTCMOS technique. Fig.2.1 schematic of FINFET based SRAM Cell using MTCMOS technique 3. IMPLEMENTATION OF FINFET SRAM USING MTCMOS This technique reduces standby power by using the pFET switches with higher threshold voltage Vthp in between power supply and low Vth SRAM cell transistor for disconnecting the power supply and nFET switches with higher threshold voltage Vthn using in between ground and low Vth SRAM transistor for disconnecting the ground from low Vth SRAM cell. In the active mode low Vth transistors can operate with high speed and low switching power dissipation. When the circuit is in sleep mode the high Vth sleep transistors are switchedoffwhichcausedetachmentof low Vth transistor from supply voltage and ground thereby reducing sub-threshold leakage current. There are some serious issues concerned with MTCMOS technique such as the need for additional fabrication process for higher Vthp and higher Vthn and the fact that data cannot be restored by the storage circuits based on this technique. Fig.1.4 shows the implementation of FINFET based SRAM cell using MTCMOS technique. Fig 2.2 shows the implementation of FINFET based SRAM cell using MTCMOS technique 3.1 WAVEFORM OF WRITE OPERATION OF FINFET SRAM USING MTCMOS Table -1: Table 1.1 compares power consumption of low power FINFET SRAM with some conventional SRAM and FINFET SRAM Dynamic power consumption in CMOS SRAM during write operation 240nw Dynamic power consumption in FINFET SRAM during write operation 21.07nw Dynamic power consumption in MTCMOS SRAM during write operation 11.26nw
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 07 | July -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 2395 4. RESULTS Simulation of MTCMOS FINFET SRAM is done using 14um technology on symica tool. Dynamic power dissipation is computed which is simply product of power supply and the current. In case of MTCMOS SRAM it is computed by multiplying current componentatthedrainterminal ofPFET transistor (which is Q in above design) by powersupply. The dynamic power dissipation obtained in case of MTCMOS FINFET SRAM is 11.26nw. The MTCMOS technique reduces dynamic power dissipation by 46.5% as compared to dynamic power dissipation of FINFET SRAM. 3. CONCLUSIONS This work explains the designing of FINFETSRAMcell using MTCMOS. Static memory cells basically consist of two back to back connected inverters. The output of the second inverter is connected to the input of the first inverter. It also consists of two access transistors. The source terminal of access transistors are connected to the bit line. The write and read operation are enabled onlywhenaccesstransistors are turned on through the word line and turned off during hold condition. The sleep transistor are connected between the power supply and low Vth circuit or betweenthelow Vth circuit and the ground. The dynamic power dissipation is calculated by multiplying current component at the drain terminal of PFET transistor (which is Q in above design) by power supply. Proper simulation results that justify the operation of each design are given. All circuits are designed on symica software using 14nm technology. REFERENCES [1] G. annalakshmi and S. lakshmi narayanan , “ A novel power reduction technique in 6T SRAM using IGSVL and SGSVL FinFET” IISER, volume 5, issue 5, may 2014, ISSN 2229-5518. [2] Christiensen D.C. Arandilla, Anastacia B. Alvarez, and Christian Raymund K. Roque, “Static Noise Margin of 6T SRAM Cell in 90-nm CMOS” 2011 UKSim 13th International Conference on Modelling and Simulation,978-0-7695-4376- 5/11 $26.00 © 2011 IEEE. [3] Vijay Singh Baghel and Shyam Akashe, “Low power Memristor Based 7T SRAM Using MTCMOS Technique”2015 Fifth International Conference on Advanced Computing & Communication Technologies, 2327-0659/15 $31.00 © 2015 IEEE. [4] Leila Bagheriye, Roghayeh Saeidi and Siroos Toofan, “Low Power and Roboust FinFET SRAM cell Using Independent Gate Control” 978-1-4799-5341-7/16/$31.00 ©2016 IEEE. [5] Aditya Bansal, Saibal Mukhopadhyay and Kaushik Roy, “Device-Optimization Technique for RobustandLow-Power FinFET SRAM Design in NanoScale Era” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 54, NO. 6, JUNE 2007. [6] Girish H. and Shashikumar D. R., “ Insights of Performance Enhancement Techniques on FinFET-based SRAM Cells” CommunicationsonAppliedElectronics(CAE) – ISSN : 2394-4714 Foundation of ComputerScienceFCS,New York, USA Volume 5 – No.6, July 2016. [7] Vishal Gupta and Saurabh Khandelwal, “leakage current reduction in finfet based 6t sram cell for minimizing power dissipation in nanoscale memories” 2015 5th Nirma University International Conference on Engineering (NUiCONE), 978-1-4799-9991-0/15/ ©2015 IEEE. [8] Young Bok Kim, Yong-Bin Kim and Fabrizio Lombardi, “New SRAM Cell Design for Low Power and High Reliability using 32nm Independent Gate FinFET Technology ” IEEE International Workshop on DesignandTestofNanoDevices, Circuits and Systems, 978-0-7695-3379-7/08 © 2008 IEEE. [9] Makani Nailesh Kishor and Satish S. Narkhede,“Design of a Ternary FinFET SRAM Cell” 1st IEEE Symposium on Colossal Data AnalysisandNetworking(CDAN),978-1-5090- 0669-4/16/$31.00 © 2016 IEEE. [10] M. Bayoumi, A. Dutta, “FinFET based SRAM Design: A Survey on Device, Circuit, and Technology Issues”, IEEE International Conference on Electronics, Circuits and Systems, pp/387-390, 2014. [11] Nobuaki Kobayashi, Ryusuke Ito and Tadayoshi Enomoto, “A High Stability, Low Supply Voltage and Low Standby Power Six Transistor CMOS SRAM” 978-1-4799- 7792-5/15/$31.00 ©2015 IEEE. [12] Budhaditya Majumdar and Sumana Basu, “Low Power Single Bitline 6T SRAM CellWith High Read Stability” 2011 International Conference on Recent Trends in Information Systems, 978-1-4577-0792-6/11/$26.00 ©2011 IEEE. [13] Manorama, S. Khandelwal, and S. Akashe, “Design of a FinFET based Inverter using MTCMOS and SVL Technique reduction Technique,” Proceeding of the 2013 Students Conference on Engineering and Systems, pp. 1-6,April 2013. [14] Rahaprian mudiarasan premvarthi, Qiand tong, and yunsik lee, “ A low power, high speedFinFETbased6TSRAM cell with enhanced write ability and read stability” ISOCC 2016 978-1-5090-3219-8/16/$31.00 ©2016 IEEE. [15] Praveen Kumar Sahu, Sunny, Yogesh Kumar and V. N. Mishra, “Design and Simulation of LowLeakageSRAMCELL” Third International Conference on Devices, Circuits and Systems (ICDCS'16) 2016 IEEE. [16] P. Upadhyay, Nidhi Agarwal, R. Kar, D. Mandal, S. P. Ghoshal, “Power and Stability Analysis of a Proposed 12T MTCMOS SRAM Cell for Low Power Devices” 978-1-4799- 4910-6/14 $31.00 © 2014 IEEE, ACCT.2014.18.
5.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 07 | July -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 2396 [17] Sachin Chauhan and Sagar Raj, “Leakage Current Minimization in a 6t SRAM Cell ” SSRG International Journal of ElectronicsandCommunicationEngineering(SSRG-IJECE) – Volume 3 Issue 5–May 2016. [18] Ankita Tiwari and Raghvendra Singh, “Design low power SRAM using MTCMOS Technique with Nanometer Regime ” Intl J Engg Sci Adv Research 2016 Dec;2(4):1-4. [19] Bhanupriya Bhargava, Pradeep Kumar Sharma, “Comparative Analysis of Self-Controllable Voltage Level (SVL) and PowerGating Leakage Reduction Techniques Using in Sequential Logic Circuitat 45 Nanometer Regime” International Journal of Engineering Research&Technology (IJERT) Vol. 2 Issue 12, December – 2013. [20] Subham Sriwastava, Kumar Shubham, “MTCMOSBased 14T SRAM Cell Optimized for High Performance Applications” International Journal of EngineeringResearch & Technology (IJERT) Vol. 6 Issue 01, January-2017. [21] Sapna Singh, Neha Arora , Neha Gupta, “Simulation and Analysis of 6T SRAM Cell using Power Reduction Techniques” IOSR Journal of Engineering (IOSRJEN), Vol. 2 Issue 1, Jan.2012, pp.145-149 BIOGRAPHIES Jigyasa panchal received B.Tech degree in Electronics and Communication Engineering from DBITW(Uttarakhand Technical university, Dehradun) in 2013 Presently pursuing M.Tech in VLSI Design from Faculty of Technology, Uttarakhand Technical University, Dehradun. hor Photo 1’st Author Phot o Dr. Vishal Ramola is currently working as an Assistant Professor(H.O.D.) in VLSI Design Department of F.O.T., Uttarakhand Technical University, Dehradun. Hecompletedhis Ph.D.From Uttarakhand Technical University, Dehradun in 2015. He did his M.Tech in VLSI Design From UPTU in 2007 and B.Tech. in Electronics and telecommunication Engineering from Amrawati University in 1998. His current research interest include Circuit Theory and VLSI Physical Design.
Download now