SlideShare a Scribd company logo

Vedic

•
•
vaibhav jindal
vaibhav jindal

4 Bit vedic multiplier different archotectures

EngineeringTechnologyNews & Politics
1 of 15
Download to read offline
VHDL Code of Vedic Multiplier with Minimum Delay Architecture Presented By Vaibhav Jindal Gautam Buddha University 1
Contents  Introduction  Vedic Method 1 (Urdhva Tiryakbhyam)  Architecture based on Urdhva Tiryakbhyam  Vedic Method 2 (Urdhva Tiryakbhyam)  Architecture based on Urdhva Tiryakbhyam  Delay Calculation of Architecture  Conclusion  References 2
Introduction  Vedic mathematics is the name given to the ancient system of mathematics, which was rediscovered, from the Vedas between 1911 and 1918 by Sri Bharati Krishna Tirthaji.  The Vedic multiplication has 16 sutras.  Urdhva-tiryakbhyam -Vertically and crosswise. 3
Introduction Pdsum= PdXOR & Pdcarry=PdAND Pdsum=2*Pdxor & Pdcarry=PdXOR+PdAND+PdOR 4
Vedic Method 1 (Urdhva Tiryakbhyam) Method -1 of 4-bit Vedic Multiplier 5
Architecture based on Urdhva Tiryakbhyam Architecture 1 for Method1 6
Architecture(Hardware Reduce) based on Urdhva Tiryakbhyam Architecture 2 for Method1 7
Vedic Method 2 (Urdhva Tiryakbhyam) Method -2 of 4-bit Vedic Multiplier 8
Architecture based on Urdhva Tiryakbhyam Architecture 1 for Method 2 9
Architecture(Hardware Reduce) based on Urdhva Tiryakbhyam Architecture 2 for Method 2 10
Delay Calculation of Architectures Delay Manually calculated Slice Occupied Total Delay (ns) Method1 Arch.1 PdAND+11xPdHA +5xPdOR 20 14.310 Method1 Arch.2 PdAND+10xPdHA +4xPdOR 19 13.155 Method2 Arch.1 PdAND+47xPdHA +15xPdOR 20 17.829 Method2 Arch.2 PdAND+23xPdHA +6xPdOR 19 15.779 11 Delay calculation on Xilinx (Spartan 3E) Device XC3S500E
Delay Calculation of Architecture 9.418 8.714 11.530 10.122 4.892 4.441 6.362 5.657 14.310 13.155 17.892 15.779 Method1 Arch.1 Method1 Arch.2 Method2 Arch.1 Method2 Arch.2 Logic Delay Root Delay Total Delay 12
Conclusion  The architecture of metho1 with reduce hardware has the less delay than others architecture.  So, it will enhancing the ability of process or the time of process will be as low as possible. 13
References  Kabiraj Sethi and Rutuparna Panda, “An Improvedsquaring Circuit For Binary Numbers”, International Journal of Advanced Computer Science and Applications, Vol. 3, 2012.  Purushottam D. Chidgupkar and Mangesh T. Karad, “The Implementation of Vedic Algorithms in Digital Signal Processing”, 7th UICEE Annual Conference on Engineering Education,Global J. of Engng. Educ., Vol.8, 2012.  PoornimaM,shivraj Kumar Patil, Shivkumar, Shridhar K P and Sanjay H, “Implementation of Multiplier using Vedic Algorithm”, International Journal of Innovative Technology and Exploring Engineering, Vol.2, 2013.  Premananda B.S., Samarth S. Pai, Shashank B.,Shashank S. Bhat, “Design and Implementation of 8-Bit Vedic Multiplier”, International Journal of Advanced Research in Electrical, Electronic and Instrumentation Engineering, Vol.2, 2013.  R.Shridevi, Anirudh Palakurthi, Akhila Sadhula, Hafsa Mahreen, “Design of a High Speed Multiplier (Ancient Vedic Mathematics Approach) ” International Journal of Engineering Research, Vol.2, 2013. 14
Thanks’ Questions ? 15

Recommended

Fpga implementation of vedic multiplier
Fpga implementation of vedic multiplierFpga implementation of vedic multiplier
Fpga implementation of vedic multiplierIAEME Publication
 
High speed multiplier using vedic mathematics
High speed multiplier using vedic mathematicsHigh speed multiplier using vedic mathematics
High speed multiplier using vedic mathematicseSAT Journals
 
VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...
VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...
VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...iosrjce
 
VEDIC MULTIPLIER FOR "FPGA"
VEDIC MULTIPLIER FOR "FPGA"VEDIC MULTIPLIER FOR "FPGA"
VEDIC MULTIPLIER FOR "FPGA"SAIKRISHNA KOPPURAVURI
 
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)Karthik Sagar
 
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...Kumar Goud
 
Fk3110791084
Fk3110791084Fk3110791084
Fk3110791084IJERA Editor
 
9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...nareshbk
 

Recommended

Fpga implementation of vedic multiplier
Fpga implementation of vedic multiplierFpga implementation of vedic multiplier
Fpga implementation of vedic multiplierIAEME Publication
 
High speed multiplier using vedic mathematics
High speed multiplier using vedic mathematicsHigh speed multiplier using vedic mathematics
High speed multiplier using vedic mathematicseSAT Journals
 
VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...
VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...
VLSI Implementation of Vedic Multiplier Using Urdhva– Tiryakbhyam Sutra in VH...iosrjce
 
VEDIC MULTIPLIER FOR "FPGA"
VEDIC MULTIPLIER FOR "FPGA"VEDIC MULTIPLIER FOR "FPGA"
VEDIC MULTIPLIER FOR "FPGA"SAIKRISHNA KOPPURAVURI
 
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)Karthik Sagar
 
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Com...Kumar Goud
 
Fk3110791084
Fk3110791084Fk3110791084
Fk3110791084IJERA Editor
 
9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...nareshbk
 
FPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel Shifter
FPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel ShifterFPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel Shifter
FPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel Shifterdbpublications
 
An advancement in the N×N Multiplier Architecture Realization via the Ancient...
An advancement in the N×N Multiplier Architecture Realization via the Ancient...An advancement in the N×N Multiplier Architecture Realization via the Ancient...
An advancement in the N×N Multiplier Architecture Realization via the Ancient...VIT-AP University
 
Al04605265270
Al04605265270Al04605265270
Al04605265270IJERA Editor
 
Optimized Reversible Vedic Multipliers for High Speed Low Power Operations
Optimized Reversible Vedic Multipliers for High Speed Low Power OperationsOptimized Reversible Vedic Multipliers for High Speed Low Power Operations
Optimized Reversible Vedic Multipliers for High Speed Low Power Operationsijsrd.com
 
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...Saikiran Panjala
 
Content
ContentContent
ContentSantosh Male
 
Design and Implementation of an Efficient 64 bit MAC
Design and Implementation of an Efficient 64 bit MACDesign and Implementation of an Efficient 64 bit MAC
Design and Implementation of an Efficient 64 bit MACIJERA Editor
 
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...Saikiran perfect
 
Review on Multiply-Accumulate Unit
Review on Multiply-Accumulate UnitReview on Multiply-Accumulate Unit
Review on Multiply-Accumulate UnitIJERA Editor
 
IRJET- Implementation of Ternary ALU using Verilog
IRJET- Implementation of Ternary ALU using VerilogIRJET- Implementation of Ternary ALU using Verilog
IRJET- Implementation of Ternary ALU using VerilogIRJET Journal
 
High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...
High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...
High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...IRJET Journal
 
A comprehensive study on Applications of Vedic Multipliers in signal processing
A comprehensive study on Applications of Vedic Multipliers in signal processingA comprehensive study on Applications of Vedic Multipliers in signal processing
A comprehensive study on Applications of Vedic Multipliers in signal processingIRJET Journal
 
Paper id 25201467
Paper id 25201467Paper id 25201467
Paper id 25201467IJRAT
 
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIERMini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIERj naga sai
 
Design of Low Power Vedic Multiplier Based on Reversible Logic
Design of Low Power Vedic Multiplier Based on Reversible LogicDesign of Low Power Vedic Multiplier Based on Reversible Logic
Design of Low Power Vedic Multiplier Based on Reversible LogicIJERA Editor
 
Deep Learning for Natural Language Processing
Deep Learning for Natural Language ProcessingDeep Learning for Natural Language Processing
Deep Learning for Natural Language ProcessingIRJET Journal
 
Bit Serial multiplier using Verilog
Bit Serial multiplier using VerilogBit Serial multiplier using Verilog
Bit Serial multiplier using VerilogBhargavKatkam
 
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTSIRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTSIRJET Journal
 
Performance boosting of discrete cosine transform using parallel programming ...
Performance boosting of discrete cosine transform using parallel programming ...Performance boosting of discrete cosine transform using parallel programming ...
Performance boosting of discrete cosine transform using parallel programming ...IAEME Publication
 
Fpga based efficient multiplier for image processing applications using recur...
Fpga based efficient multiplier for image processing applications using recur...Fpga based efficient multiplier for image processing applications using recur...
Fpga based efficient multiplier for image processing applications using recur...VLSICS Design
 
Vedic Mathematics ppt
Vedic Mathematics pptVedic Mathematics ppt
Vedic Mathematics pptKrishna Kumawat
 
Vedic multiplier
Vedic multiplierVedic multiplier
Vedic multiplierBHUSHAN MHASKE
 

More Related Content

What's hot

FPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel Shifter
FPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel ShifterFPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel Shifter
FPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel Shifterdbpublications
 
An advancement in the N×N Multiplier Architecture Realization via the Ancient...
An advancement in the N×N Multiplier Architecture Realization via the Ancient...An advancement in the N×N Multiplier Architecture Realization via the Ancient...
An advancement in the N×N Multiplier Architecture Realization via the Ancient...VIT-AP University
 
Optimized Reversible Vedic Multipliers for High Speed Low Power Operations
Optimized Reversible Vedic Multipliers for High Speed Low Power OperationsOptimized Reversible Vedic Multipliers for High Speed Low Power Operations
Optimized Reversible Vedic Multipliers for High Speed Low Power Operationsijsrd.com
 
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...Saikiran Panjala
 
Design and Implementation of an Efficient 64 bit MAC
Design and Implementation of an Efficient 64 bit MACDesign and Implementation of an Efficient 64 bit MAC
Design and Implementation of an Efficient 64 bit MACIJERA Editor
 
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...Saikiran perfect
 
Review on Multiply-Accumulate Unit
Review on Multiply-Accumulate UnitReview on Multiply-Accumulate Unit
Review on Multiply-Accumulate UnitIJERA Editor
 
IRJET- Implementation of Ternary ALU using Verilog
IRJET- Implementation of Ternary ALU using VerilogIRJET- Implementation of Ternary ALU using Verilog
IRJET- Implementation of Ternary ALU using VerilogIRJET Journal
 
High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...
High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...
High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...IRJET Journal
 
A comprehensive study on Applications of Vedic Multipliers in signal processing
A comprehensive study on Applications of Vedic Multipliers in signal processingA comprehensive study on Applications of Vedic Multipliers in signal processing
A comprehensive study on Applications of Vedic Multipliers in signal processingIRJET Journal
 
Paper id 25201467
Paper id 25201467Paper id 25201467
Paper id 25201467IJRAT
 
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIERMini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIERj naga sai
 
Design of Low Power Vedic Multiplier Based on Reversible Logic
Design of Low Power Vedic Multiplier Based on Reversible LogicDesign of Low Power Vedic Multiplier Based on Reversible Logic
Design of Low Power Vedic Multiplier Based on Reversible LogicIJERA Editor
 
Deep Learning for Natural Language Processing
Deep Learning for Natural Language ProcessingDeep Learning for Natural Language Processing
Deep Learning for Natural Language ProcessingIRJET Journal
 
Bit Serial multiplier using Verilog
Bit Serial multiplier using VerilogBit Serial multiplier using Verilog
Bit Serial multiplier using VerilogBhargavKatkam
 
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTSIRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTSIRJET Journal
 
Performance boosting of discrete cosine transform using parallel programming ...
Performance boosting of discrete cosine transform using parallel programming ...Performance boosting of discrete cosine transform using parallel programming ...
Performance boosting of discrete cosine transform using parallel programming ...IAEME Publication
 
Fpga based efficient multiplier for image processing applications using recur...
Fpga based efficient multiplier for image processing applications using recur...Fpga based efficient multiplier for image processing applications using recur...
Fpga based efficient multiplier for image processing applications using recur...VLSICS Design
 

What's hot (20)

FPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel Shifter
FPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel ShifterFPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel Shifter
FPGA Implementation of High Speed 8bit Vedic Multiplier using Barrel Shifter
 
An advancement in the N×N Multiplier Architecture Realization via the Ancient...
An advancement in the N×N Multiplier Architecture Realization via the Ancient...An advancement in the N×N Multiplier Architecture Realization via the Ancient...
An advancement in the N×N Multiplier Architecture Realization via the Ancient...
 
Al04605265270
Al04605265270Al04605265270
Al04605265270
 
Optimized Reversible Vedic Multipliers for High Speed Low Power Operations
Optimized Reversible Vedic Multipliers for High Speed Low Power OperationsOptimized Reversible Vedic Multipliers for High Speed Low Power Operations
Optimized Reversible Vedic Multipliers for High Speed Low Power Operations
 
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
 
Content
ContentContent
Content
 
Design and Implementation of an Efficient 64 bit MAC
Design and Implementation of an Efficient 64 bit MACDesign and Implementation of an Efficient 64 bit MAC
Design and Implementation of an Efficient 64 bit MAC
 
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...
 
Review on Multiply-Accumulate Unit
Review on Multiply-Accumulate UnitReview on Multiply-Accumulate Unit
Review on Multiply-Accumulate Unit
 
IRJET- Implementation of Ternary ALU using Verilog
IRJET- Implementation of Ternary ALU using VerilogIRJET- Implementation of Ternary ALU using Verilog
IRJET- Implementation of Ternary ALU using Verilog
 
High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...
High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...
High-Speed and Energy-Efficient MAC Design using Vedic Multiplier and Carry S...
 
A comprehensive study on Applications of Vedic Multipliers in signal processing
A comprehensive study on Applications of Vedic Multipliers in signal processingA comprehensive study on Applications of Vedic Multipliers in signal processing
A comprehensive study on Applications of Vedic Multipliers in signal processing
 
Paper id 25201467
Paper id 25201467Paper id 25201467
Paper id 25201467
 
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIERMini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
 
Design of Low Power Vedic Multiplier Based on Reversible Logic
Design of Low Power Vedic Multiplier Based on Reversible LogicDesign of Low Power Vedic Multiplier Based on Reversible Logic
Design of Low Power Vedic Multiplier Based on Reversible Logic
 
Deep Learning for Natural Language Processing
Deep Learning for Natural Language ProcessingDeep Learning for Natural Language Processing
Deep Learning for Natural Language Processing
 
Bit Serial multiplier using Verilog
Bit Serial multiplier using VerilogBit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
 
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTSIRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
IRJET- Design of 16 Bit Low Power Vedic Architecture using CSA & UTS
 
Performance boosting of discrete cosine transform using parallel programming ...
Performance boosting of discrete cosine transform using parallel programming ...Performance boosting of discrete cosine transform using parallel programming ...
Performance boosting of discrete cosine transform using parallel programming ...
 
Fpga based efficient multiplier for image processing applications using recur...
Fpga based efficient multiplier for image processing applications using recur...Fpga based efficient multiplier for image processing applications using recur...
Fpga based efficient multiplier for image processing applications using recur...
 

Viewers also liked

vedic architecture and buddhist architecture of asia
vedic architecture and buddhist architecture of asiavedic architecture and buddhist architecture of asia
vedic architecture and buddhist architecture of asiasurya teja
 
Final Project Report
Final Project ReportFinal Project Report
Final Project ReportRiddhi Shah
 
An Optimized Implementation Of 64-Bit MAC Unit For DSP Applications Using SPST
An Optimized Implementation Of 64-Bit MAC Unit For DSP Applications Using SPSTAn Optimized Implementation Of 64-Bit MAC Unit For DSP Applications Using SPST
An Optimized Implementation Of 64-Bit MAC Unit For DSP Applications Using SPSTPatnam Shruthi
 
MAC UNIT USING DIFFERENT MULTIPLIERS
MAC UNIT USING DIFFERENT MULTIPLIERSMAC UNIT USING DIFFERENT MULTIPLIERS
MAC UNIT USING DIFFERENT MULTIPLIERSBhamidipati Gayatri
 
vedic mathematics based MAC unit
vedic mathematics based MAC unitvedic mathematics based MAC unit
vedic mathematics based MAC unitNavya Shree
 
design of high speed performance 64bit mac unit
design of high speed performance 64bit mac unitdesign of high speed performance 64bit mac unit
design of high speed performance 64bit mac unitShiva Narayan Reddy
 
Buddhist architectue
Buddhist architectueBuddhist architectue
Buddhist architectueAditi Goyal
 
Chaityas and viharas Architecture
Chaityas and viharas ArchitectureChaityas and viharas Architecture
Chaityas and viharas ArchitecturePragya Shukla
 

Viewers also liked (20)

Vedic Mathematics ppt
Vedic Mathematics pptVedic Mathematics ppt
Vedic Mathematics ppt
 
Vedic multiplier
Vedic multiplierVedic multiplier
Vedic multiplier
 
vedic architecture and buddhist architecture of asia
vedic architecture and buddhist architecture of asiavedic architecture and buddhist architecture of asia
vedic architecture and buddhist architecture of asia
 
Vedic Mathematics.ppt
Vedic Mathematics.pptVedic Mathematics.ppt
Vedic Mathematics.ppt
 
lp pro.pptx
lp pro.pptxlp pro.pptx
lp pro.pptx
 
Presentation2
Presentation2Presentation2
Presentation2
 
Final Project Report
Final Project ReportFinal Project Report
Final Project Report
 
An Optimized Implementation Of 64-Bit MAC Unit For DSP Applications Using SPST
An Optimized Implementation Of 64-Bit MAC Unit For DSP Applications Using SPSTAn Optimized Implementation Of 64-Bit MAC Unit For DSP Applications Using SPST
An Optimized Implementation Of 64-Bit MAC Unit For DSP Applications Using SPST
 
MAC UNIT USING DIFFERENT MULTIPLIERS
MAC UNIT USING DIFFERENT MULTIPLIERSMAC UNIT USING DIFFERENT MULTIPLIERS
MAC UNIT USING DIFFERENT MULTIPLIERS
 
Array multiplier
Array multiplierArray multiplier
Array multiplier
 
Vedic maths
Vedic mathsVedic maths
Vedic maths
 
vedic mathematics based MAC unit
vedic mathematics based MAC unitvedic mathematics based MAC unit
vedic mathematics based MAC unit
 
design of high speed performance 64bit mac unit
design of high speed performance 64bit mac unitdesign of high speed performance 64bit mac unit
design of high speed performance 64bit mac unit
 
Vedic math
Vedic mathVedic math
Vedic math
 
Indian architecture
Indian architectureIndian architecture
Indian architecture
 
PPT on Vedic maths
PPT on Vedic mathsPPT on Vedic maths
PPT on Vedic maths
 
Vedic maths .PPT
Vedic maths .PPTVedic maths .PPT
Vedic maths .PPT
 
Buddhist architectue
Buddhist architectueBuddhist architectue
Buddhist architectue
 
Vedic Age
Vedic AgeVedic Age
Vedic Age
 
Chaityas and viharas Architecture
Chaityas and viharas ArchitectureChaityas and viharas Architecture
Chaityas and viharas Architecture
 

Similar to Vedic

National Conference on Recent Trends in Communication, Computing and IoT (RTC...
National Conference on Recent Trends in Communication, Computing and IoT (RTC...National Conference on Recent Trends in Communication, Computing and IoT (RTC...
National Conference on Recent Trends in Communication, Computing and IoT (RTC...RituSingh805147
 
March 2021: Top 10 Cited Article in VLSI Design & Communication Systems
March 2021: Top 10 Cited Article in VLSI Design & Communication SystemsMarch 2021: Top 10 Cited Article in VLSI Design & Communication Systems
March 2021: Top 10 Cited Article in VLSI Design & Communication SystemsVLSICS Design
 
Top 10 Cited Articles in VLSI Design & Communication Systems Research: Januar...
Top 10 Cited Articles in VLSI Design & Communication Systems Research: Januar...Top 10 Cited Articles in VLSI Design & Communication Systems Research: Januar...
Top 10 Cited Articles in VLSI Design & Communication Systems Research: Januar...VLSICS Design
 
4th_International_Conference_on_Multidis.pdf
4th_International_Conference_on_Multidis.pdf4th_International_Conference_on_Multidis.pdf
4th_International_Conference_on_Multidis.pdfoanh195679
 
4th international conference on multidisciplinary research & practice (4ICMRP...
4th international conference on multidisciplinary research & practice (4ICMRP...4th international conference on multidisciplinary research & practice (4ICMRP...
4th international conference on multidisciplinary research & practice (4ICMRP...RSIS International
 
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)IJERD Editor
 
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...VIT-AP University
 
Top Read Articles---January 2024--VLSICS
Top Read Articles---January 2024--VLSICSTop Read Articles---January 2024--VLSICS
Top Read Articles---January 2024--VLSICSVLSICS Design
 
department ppt for students.pptx
department ppt for students.pptxdepartment ppt for students.pptx
department ppt for students.pptxDrVikasMahor
 
E Book - ETEMAS 2023.pdf
E Book - ETEMAS 2023.pdfE Book - ETEMAS 2023.pdf
E Book - ETEMAS 2023.pdfJayadatta S
 
ICRACACE-22 Conference Brochure.pdf
ICRACACE-22 Conference Brochure.pdfICRACACE-22 Conference Brochure.pdf
ICRACACE-22 Conference Brochure.pdfAshok Kumar
 
Fourth issue of Newsletter
Fourth issue of NewsletterFourth issue of Newsletter
Fourth issue of NewsletterVipulMakwana24
 
Neural Networks and Deep Learning Syllabus
Neural Networks and Deep Learning SyllabusNeural Networks and Deep Learning Syllabus
Neural Networks and Deep Learning SyllabusAndres Mendez-Vazquez
 

Similar to Vedic (19)

National Conference on Recent Trends in Communication, Computing and IoT (RTC...
National Conference on Recent Trends in Communication, Computing and IoT (RTC...National Conference on Recent Trends in Communication, Computing and IoT (RTC...
National Conference on Recent Trends in Communication, Computing and IoT (RTC...
 
March 2021: Top 10 Cited Article in VLSI Design & Communication Systems
March 2021: Top 10 Cited Article in VLSI Design & Communication SystemsMarch 2021: Top 10 Cited Article in VLSI Design & Communication Systems
March 2021: Top 10 Cited Article in VLSI Design & Communication Systems
 
Top 10 Cited Articles in VLSI Design & Communication Systems Research: Januar...
Top 10 Cited Articles in VLSI Design & Communication Systems Research: Januar...Top 10 Cited Articles in VLSI Design & Communication Systems Research: Januar...
Top 10 Cited Articles in VLSI Design & Communication Systems Research: Januar...
 
4th_International_Conference_on_Multidis.pdf
4th_International_Conference_on_Multidis.pdf4th_International_Conference_on_Multidis.pdf
4th_International_Conference_on_Multidis.pdf
 
4th international conference on multidisciplinary research & practice (4ICMRP...
4th international conference on multidisciplinary research & practice (4ICMRP...4th international conference on multidisciplinary research & practice (4ICMRP...
4th international conference on multidisciplinary research & practice (4ICMRP...
 
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
 
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
 
CHBTAS
CHBTASCHBTAS
CHBTAS
 
coe_proc_front_matter
coe_proc_front_mattercoe_proc_front_matter
coe_proc_front_matter
 
Top Read Articles---January 2024--VLSICS
Top Read Articles---January 2024--VLSICSTop Read Articles---January 2024--VLSICS
Top Read Articles---January 2024--VLSICS
 
Springer paper
Springer paperSpringer paper
Springer paper
 
department ppt for students.pptx
department ppt for students.pptxdepartment ppt for students.pptx
department ppt for students.pptx
 
sss_CV_2014
sss_CV_2014sss_CV_2014
sss_CV_2014
 
E Book - ETEMAS 2023.pdf
E Book - ETEMAS 2023.pdfE Book - ETEMAS 2023.pdf
E Book - ETEMAS 2023.pdf
 
Sanjay cv latest
Sanjay cv latestSanjay cv latest
Sanjay cv latest
 
ICRACACE-22 Conference Brochure.pdf
ICRACACE-22 Conference Brochure.pdfICRACACE-22 Conference Brochure.pdf
ICRACACE-22 Conference Brochure.pdf
 
Ijet v5 i6p2
Ijet v5 i6p2Ijet v5 i6p2
Ijet v5 i6p2
 
Fourth issue of Newsletter
Fourth issue of NewsletterFourth issue of Newsletter
Fourth issue of Newsletter
 
Neural Networks and Deep Learning Syllabus
Neural Networks and Deep Learning SyllabusNeural Networks and Deep Learning Syllabus
Neural Networks and Deep Learning Syllabus
 

More from vaibhav jindal

Hay's bridge phasor diagram draw
Hay's bridge phasor diagram drawHay's bridge phasor diagram draw
Hay's bridge phasor diagram drawvaibhav jindal
 
Basics of Computer hardware and Software
Basics of Computer hardware and SoftwareBasics of Computer hardware and Software
Basics of Computer hardware and Softwarevaibhav jindal
 
Layout design on MICROWIND
Layout design on MICROWINDLayout design on MICROWIND
Layout design on MICROWINDvaibhav jindal
 
Circuit on bread board
Circuit on bread boardCircuit on bread board
Circuit on bread boardvaibhav jindal
 
Stability of Control System
Stability of Control SystemStability of Control System
Stability of Control Systemvaibhav jindal
 
Basic Electronics components
Basic Electronics componentsBasic Electronics components
Basic Electronics componentsvaibhav jindal
 
Project report of designing VCO
Project report of designing VCOProject report of designing VCO
Project report of designing VCOvaibhav jindal
 
Auto dial-er Home security
Auto dial-er Home securityAuto dial-er Home security
Auto dial-er Home securityvaibhav jindal
 
Fabrication of passive elements
Fabrication of passive elementsFabrication of passive elements
Fabrication of passive elementsvaibhav jindal
 
design and analysis of voltage controlled oscillator
design and analysis of voltage controlled oscillatordesign and analysis of voltage controlled oscillator
design and analysis of voltage controlled oscillatorvaibhav jindal
 
Fabrication of passive elements
Fabrication of passive elementsFabrication of passive elements
Fabrication of passive elementsvaibhav jindal
 

More from vaibhav jindal (17)

Ammeter&voltmeter
Ammeter&voltmeterAmmeter&voltmeter
Ammeter&voltmeter
 
Hay's bridge phasor diagram draw
Hay's bridge phasor diagram drawHay's bridge phasor diagram draw
Hay's bridge phasor diagram draw
 
Voltmeter
VoltmeterVoltmeter
Voltmeter
 
Basics of Computer hardware and Software
Basics of Computer hardware and SoftwareBasics of Computer hardware and Software
Basics of Computer hardware and Software
 
Layout design on MICROWIND
Layout design on MICROWINDLayout design on MICROWIND
Layout design on MICROWIND
 
Circuit on bread board
Circuit on bread boardCircuit on bread board
Circuit on bread board
 
Stability of Control System
Stability of Control SystemStability of Control System
Stability of Control System
 
Basic Electronics components
Basic Electronics componentsBasic Electronics components
Basic Electronics components
 
Project report of designing VCO
Project report of designing VCOProject report of designing VCO
Project report of designing VCO
 
Auto dial-er Home security
Auto dial-er Home securityAuto dial-er Home security
Auto dial-er Home security
 
Gailtel
GailtelGailtel
Gailtel
 
Ppt final (1)
Ppt final (1)Ppt final (1)
Ppt final (1)
 
Vaibhav (2)
Vaibhav (2)Vaibhav (2)
Vaibhav (2)
 
Buffer op amplifier
Buffer op amplifierBuffer op amplifier
Buffer op amplifier
 
Fabrication of passive elements
Fabrication of passive elementsFabrication of passive elements
Fabrication of passive elements
 
design and analysis of voltage controlled oscillator
design and analysis of voltage controlled oscillatordesign and analysis of voltage controlled oscillator
design and analysis of voltage controlled oscillator
 
Fabrication of passive elements
Fabrication of passive elementsFabrication of passive elements
Fabrication of passive elements
 

Recently uploaded

Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Dr.Costas Sachpazis
 
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Serviceranjana rawat
 
Analog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog ConverterAnalog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog ConverterAbhinavSharma374939
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile servicerehmti665
 
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur EscortsHigh Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escortsranjana rawat
 
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130Suhani Kapoor
 
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escortsranjana rawat
 
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...ranjana rawat
 
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCollege Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCall Girls in Nagpur High Profile
 
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINEMANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINESIVASHANKAR N
 
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝soniya singh
 
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learningchaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learningmisbanausheenparvam
 
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidmain PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidNikhilNagaraju
 
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICSHARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICSRajkumarAkumalla
 
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingPorous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingrakeshbaidya232001
 
Processing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptxProcessing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptxpranjaldaimarysona
 
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur High Profile
 

Recently uploaded (20)

Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
 
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
 
Analog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog ConverterAnalog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog Converter
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
 
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur EscortsHigh Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
 
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
 
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
 
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptxExploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
 
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
 
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCollege Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
 
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINEMANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
 
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
 
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and RoutesRoadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
 
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learningchaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
 
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidmain PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
 
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICSHARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
 
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCRCall Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
 
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingPorous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
 
Processing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptxProcessing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptx
 
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
 

Vedic

  • 1. VHDL Code of Vedic Multiplier with Minimum Delay Architecture Presented By Vaibhav Jindal Gautam Buddha University 1
  • 2. Contents  Introduction  Vedic Method 1 (Urdhva Tiryakbhyam)  Architecture based on Urdhva Tiryakbhyam  Vedic Method 2 (Urdhva Tiryakbhyam)  Architecture based on Urdhva Tiryakbhyam  Delay Calculation of Architecture  Conclusion  References 2
  • 3. Introduction  Vedic mathematics is the name given to the ancient system of mathematics, which was rediscovered, from the Vedas between 1911 and 1918 by Sri Bharati Krishna Tirthaji.  The Vedic multiplication has 16 sutras.  Urdhva-tiryakbhyam -Vertically and crosswise. 3
  • 4. Introduction Pdsum= PdXOR & Pdcarry=PdAND Pdsum=2*Pdxor & Pdcarry=PdXOR+PdAND+PdOR 4
  • 5. Vedic Method 1 (Urdhva Tiryakbhyam) Method -1 of 4-bit Vedic Multiplier 5
  • 6. Architecture based on Urdhva Tiryakbhyam Architecture 1 for Method1 6
  • 7. Architecture(Hardware Reduce) based on Urdhva Tiryakbhyam Architecture 2 for Method1 7
  • 8. Vedic Method 2 (Urdhva Tiryakbhyam) Method -2 of 4-bit Vedic Multiplier 8
  • 9. Architecture based on Urdhva Tiryakbhyam Architecture 1 for Method 2 9
  • 10. Architecture(Hardware Reduce) based on Urdhva Tiryakbhyam Architecture 2 for Method 2 10
  • 11. Delay Calculation of Architectures Delay Manually calculated Slice Occupied Total Delay (ns) Method1 Arch.1 PdAND+11xPdHA +5xPdOR 20 14.310 Method1 Arch.2 PdAND+10xPdHA +4xPdOR 19 13.155 Method2 Arch.1 PdAND+47xPdHA +15xPdOR 20 17.829 Method2 Arch.2 PdAND+23xPdHA +6xPdOR 19 15.779 11 Delay calculation on Xilinx (Spartan 3E) Device XC3S500E
  • 12. Delay Calculation of Architecture 9.418 8.714 11.530 10.122 4.892 4.441 6.362 5.657 14.310 13.155 17.892 15.779 Method1 Arch.1 Method1 Arch.2 Method2 Arch.1 Method2 Arch.2 Logic Delay Root Delay Total Delay 12
  • 13. Conclusion  The architecture of metho1 with reduce hardware has the less delay than others architecture.  So, it will enhancing the ability of process or the time of process will be as low as possible. 13
  • 14. References  Kabiraj Sethi and Rutuparna Panda, “An Improvedsquaring Circuit For Binary Numbers”, International Journal of Advanced Computer Science and Applications, Vol. 3, 2012.  Purushottam D. Chidgupkar and Mangesh T. Karad, “The Implementation of Vedic Algorithms in Digital Signal Processing”, 7th UICEE Annual Conference on Engineering Education,Global J. of Engng. Educ., Vol.8, 2012.  PoornimaM,shivraj Kumar Patil, Shivkumar, Shridhar K P and Sanjay H, “Implementation of Multiplier using Vedic Algorithm”, International Journal of Innovative Technology and Exploring Engineering, Vol.2, 2013.  Premananda B.S., Samarth S. Pai, Shashank B.,Shashank S. Bhat, “Design and Implementation of 8-Bit Vedic Multiplier”, International Journal of Advanced Research in Electrical, Electronic and Instrumentation Engineering, Vol.2, 2013.  R.Shridevi, Anirudh Palakurthi, Akhila Sadhula, Hafsa Mahreen, “Design of a High Speed Multiplier (Ancient Vedic Mathematics Approach) ” International Journal of Engineering Research, Vol.2, 2013. 14