SlideShare a Scribd company logo
°2/17/2020
Mahasiswa dapat menjelaskan cara
kerja komponen dasar rangkaian
Sequential, yaitu Latch dan Flip-flop.
°2/17/2020
Overview
°2/17/2020
 Circuits require memory to store intermediate
data
 Sequential circuits use a periodic signal to
determine when to store values.
◦ A clock signal can determine storage times
◦ Clock signals are periodic
 Single bit storage element is a flip flop
 A basic type of flip flop is a latch
 Latches are made from logic gates
◦ NAND, NOR, AND, OR, Inverter
°2/17/2020
 Hasil operasi Rangkaian Logika Kombinasional adalah
respon terhadap kombinasi input yang diberikan.
 Hanya bisa menjumlahkan dua bilangan.
 Untuk menjumlahkan bilangan ketiga, diperlukan
penyimpanan informasi hasil penjumlahan
sebelumnya.
▪ Contoh : 2+1 +5
▪ 2 + 1 = 3 maka 3 disimpan di dalam memory, kemudian :
▪ 3 + 5 = 8 (a sequential operation);
 To handle this, we need sequential logic capable of storing
intermediate (and final) results.
°2/17/2020
°2/17/2020
Combinational
circuit Flip
Flops
OutputsInputs
Next
state
Present
state
Timing signal
(clock)
Clock
Clock
a periodic external event (input)
synchronizes when current state changes happen
keeps system well-behaved
makes it easier to design and build large systems
°2/17/2020
1 1
1 0
0 1
0 0
S R Q Q’
0 1
1 0 Set
1 0 Stable
0 1 Reset
0 0 Undefined
R (reset)
Q
Q
S (set)
° S-R latch made from cross-coupled NORs
° If Q = 1, set state
° If Q = 0, reset state
° Usually S=0 and R=0
° S=1 and R=1 generates unpredictable results
°2/17/2020
S
R
Q
Q’
0 0
0 1
1 0
1 1
S R Q Q’
0 1
1 0 Set
1 0 Store
0 1 Reset
1 1 Disallowed
° Latch made from cross-coupled NANDs
° Sometimes called S’-R’ latch
° Usually S=1 and R=1
° S=0 and R=0 generates unpredictable results
°2/17/2020
° Occasionally, desirable to avoid latch changes
° C = 0 disables all latch state changes
° Control signal enables data change when C = 1
° Right side of circuit same as ordinary S-R latch.
Latch operation
enabled by
C
Input sampling
enabled by gates
°2/17/2020
R’
S’
Q’
Q
C’
Outputs change
when C is low:
RESET and SET
Otherwise: HOLD
Latch is level-sensitive, in regards to C
Only stores data if C’ = 0
°2/17/2020
Q
Q’
C
D S
R
X
Y
X Y C Q Q’
0 0 1 Q0 Q0’ Store
0 1 1 0 1 Reset
1 0 1 1 0 Set
1 1 1 1 1 Disallowed
X X 0 Q0 Q0’ Store
0 1 0 1
1 1 1 0
X 0 Q0 Q0’
D C Q Q’
° Q0 indicates the previous state (the previously stored value)
°2/17/2020
Q
Q’
C
D S
R
X
Y
0 1 0 1
1 1 1 0
X 0 Q0 Q0’
D C Q Q’
° Input value D is passed to output Q when C is high
° Input value D is ignored when C is low
°2/17/2020
E
x
Latches on following
edge of clock
E
D
Q
C
x
z
z
° Z only changes when E is high
° If E is high, Z will follow X
°2/17/2020
E
x
Latches on following
edge of clock
E
D
Q
C
x
z
z
° The D latch stores data indefinitely, regardless of
input D values, if C = 0
° Forms basic storage element in computers
°2/17/2020
° SR latch is based on NOR gates
° S’R’ latch based on NAND gates
° D latch can be based on either.
° D latch sometimes called transparent latch
 Latches are based on combinational gates (e.g.
NAND, NOR)
 Latches store data even after data input has
been removed
 S-R latches operate like cross-coupled inverters
with control inputs (S = set, R = reset)
 With additional gates, an S-R latch can be
converted to a D latch (D stands for data)
 D latch is simple to understand conceptually
◦ When C = 1, data input D stored in latch and output as Q
◦ When C = 0, data input D ignored and previous latch value output at Q
°2/17/2020
 Latches respond to trigger levels on control inputs
◦ Example: If G = 1, input reflected at output
 Difficult to precisely time when to store data with
latches
 Flip flops store data on a rising or falling trigger
edge.
◦ Example: control input transitions from 0 -> 1, data input appears at output
◦ Data remains stable in the flip flop until until next rising edge.
 Different types of flip flops serve different functions
 Flip flops can be defined with characteristic
functions.
°2/17/2020
°2/17/2020
Lo-Hi edgeHi-Lo edge
° What if the output only changed on a C transition?
C
D Q
Q’
0 0 1
1 1 0
X 0 Q0 Q0’
D C Q Q’
Positive edge triggered
°2/17/2020
° Consider two latches combined together
° Only one C value active at a time
° Output changes on falling edge of the clock
°2/17/2020
D gets latched to Q on the rising edge of the clock.
° Stores a value on the positive edge of C
° Input changes at other times have no effect on
output
C
D Q
Q’
0 0 1
1 1 0
X 0 Q0 Q0’
D C Q Q’
Positive edge triggered
°2/17/2020
° Stores a value on the positive edge of C
° Input changes at other times have no effect on
output
Positive Edge-Triggered J-K Flip-Flop
0 0 Q0 Q0’
0 1 0 1
1 0 1 0
1 1 TOGGLE
QJ Q’CLKK°Created from D flop
°J sets
°K resets
°J=K=1 -> invert output
°2/17/2020
°2/17/2020
° Two data inputs, J and K
° J -> set, K -> reset, if J=K=1 then toggle output
Characteristic Table
2. Positive Edge-Triggered T Flip-Flop
0 Q0 Q0’
1 TOGGLE
Q Q’CT
°Created from D flop
°T=0 -> keep current
°K resets
°T=1 -> invert current
°2/17/2020
°2/17/2020
• J, K are synchronous inputs
o Effects on the output are synchronized with the CLK input.
• Asynchronous inputs operate independently of the synchronous
inputs and clock
o Set the FF to 1/0 states at any time.
°2/17/2020
°2/17/2020
° Flip flops store outputs from combinational logic
° Multiple flops can store a collection of data
 Flip flops are powerful storage elements
◦ They can be constructed from gates and latches!
 D flip flop is simplest and most widely used
 Asynchronous inputs allow for clearing and
presetting the flip flop output
 Multiple flops allow for data storage
◦ The basis of computer memory!
 Combine storage and logic to make a
computation circuit
 Next time: Analyzing sequential circuits.
°2/17/2020
 Gunakan Multisim untuk merancang
rangkaian penyimpan 3 bit data secara
paralel.
 Kemudian data tersebut dihapus
 Diisi lagi dengan data baru
°2/17/2020

More Related Content

What's hot

Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
Shuaib Hotak
 
2.3 sequantial logic circuit
2.3 sequantial logic circuit2.3 sequantial logic circuit
2.3 sequantial logic circuit
Wan Afirah
 
Rs flipflop or SR flipFlop
Rs flipflop or SR flipFlop Rs flipflop or SR flipFlop
Rs flipflop or SR flipFlop
Easy n Inspire L
 
Lec3 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMO...
Lec3 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMO...Lec3 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMO...
Lec3 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMO...
Hsien-Hsin Sean Lee, Ph.D.
 
Edge Trigged Flip Flops
Edge Trigged Flip FlopsEdge Trigged Flip Flops
Edge Trigged Flip Flops
Faizan Janjua
 
Flip-Flop (Clocked Bistable)
Flip-Flop (Clocked Bistable)Flip-Flop (Clocked Bistable)
Flip-Flop (Clocked Bistable)
Aravir Rose
 
Lect19 Engin112
Lect19 Engin112Lect19 Engin112
Lect19 Engin112
John Williams
 
Logic Design - Chapter 6: Flip Flops
Logic Design - Chapter 6: Flip FlopsLogic Design - Chapter 6: Flip Flops
Logic Design - Chapter 6: Flip Flops
Gouda Mando
 
Clocked Sequential circuit analysis and design
Clocked Sequential circuit analysis and designClocked Sequential circuit analysis and design
Clocked Sequential circuit analysis and design
Dr Naim R Kidwai
 
Sequential logic circuit
Sequential logic circuitSequential logic circuit
Sequential logic circuit
AswiniT3
 
Understanding Flip Flops
Understanding Flip FlopsUnderstanding Flip Flops
Understanding Flip Flops
gavhays
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
Aneeq Malik
 
Introduction state machine
Introduction state machineIntroduction state machine
Introduction state machine
Shreyans Pathak
 
Flip flops
Flip flopsFlip flops
Flip flops
Dalwin INDIA
 
Designing Clocked Synchronous State Machine
Designing Clocked Synchronous State MachineDesigning Clocked Synchronous State Machine
Designing Clocked Synchronous State Machine
Abhilash Nair
 
Lec9
Lec9Lec9
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Hsien-Hsin Sean Lee, Ph.D.
 
Logic Design - Chapter 7: Sequential Circuit Analysis and Design
Logic Design - Chapter 7: Sequential Circuit Analysis and DesignLogic Design - Chapter 7: Sequential Circuit Analysis and Design
Logic Design - Chapter 7: Sequential Circuit Analysis and Design
Gouda Mando
 

What's hot (18)

Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
 
2.3 sequantial logic circuit
2.3 sequantial logic circuit2.3 sequantial logic circuit
2.3 sequantial logic circuit
 
Rs flipflop or SR flipFlop
Rs flipflop or SR flipFlop Rs flipflop or SR flipFlop
Rs flipflop or SR flipFlop
 
Lec3 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMO...
Lec3 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMO...Lec3 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMO...
Lec3 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- CMO...
 
Edge Trigged Flip Flops
Edge Trigged Flip FlopsEdge Trigged Flip Flops
Edge Trigged Flip Flops
 
Flip-Flop (Clocked Bistable)
Flip-Flop (Clocked Bistable)Flip-Flop (Clocked Bistable)
Flip-Flop (Clocked Bistable)
 
Lect19 Engin112
Lect19 Engin112Lect19 Engin112
Lect19 Engin112
 
Logic Design - Chapter 6: Flip Flops
Logic Design - Chapter 6: Flip FlopsLogic Design - Chapter 6: Flip Flops
Logic Design - Chapter 6: Flip Flops
 
Clocked Sequential circuit analysis and design
Clocked Sequential circuit analysis and designClocked Sequential circuit analysis and design
Clocked Sequential circuit analysis and design
 
Sequential logic circuit
Sequential logic circuitSequential logic circuit
Sequential logic circuit
 
Understanding Flip Flops
Understanding Flip FlopsUnderstanding Flip Flops
Understanding Flip Flops
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Introduction state machine
Introduction state machineIntroduction state machine
Introduction state machine
 
Flip flops
Flip flopsFlip flops
Flip flops
 
Designing Clocked Synchronous State Machine
Designing Clocked Synchronous State MachineDesigning Clocked Synchronous State Machine
Designing Clocked Synchronous State Machine
 
Lec9
Lec9Lec9
Lec9
 
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
 
Logic Design - Chapter 7: Sequential Circuit Analysis and Design
Logic Design - Chapter 7: Sequential Circuit Analysis and DesignLogic Design - Chapter 7: Sequential Circuit Analysis and Design
Logic Design - Chapter 7: Sequential Circuit Analysis and Design
 

Similar to Sequential circuits

Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
UtsavDas21
 
5.8 Integrated circuits
5.8 Integrated circuits5.8 Integrated circuits
5.8 Integrated circuits
lpapadop
 
Assignment#5
Assignment#5Assignment#5
Assignment#5
Sunita Milind Dol
 
Dee2034 chapter 4 flip flop for students part
Dee2034 chapter 4 flip flop  for students partDee2034 chapter 4 flip flop  for students part
Dee2034 chapter 4 flip flop for students part
SITI SABARIAH SALIHIN
 
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptxSEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
ThanmayiKumar
 
Chapter 4 flip flop for students
Chapter 4 flip flop for studentsChapter 4 flip flop for students
Chapter 4 flip flop for students
CT Sabariah Salihin
 
Flip flops & registers
Flip flops & registersFlip flops & registers
Flip flops & registers
Shah Ishtiyaq Mehfooze
 
latchesandflipflops.ppt
latchesandflipflops.pptlatchesandflipflops.ppt
latchesandflipflops.ppt
MuhammadSheraz836877
 
Digital design slides for engineering
Digital  design   slides for engineeringDigital  design   slides for engineering
Digital design slides for engineering
kasheen2803
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
sheheryar ahmed
 
Digital clock presentation
Digital clock presentationDigital clock presentation
Digital clock presentation
Aditya Jha ✅
 
Aeav 301 lec 19
Aeav 301 lec 19Aeav 301 lec 19
Aeav 301 lec 19
0mehdi
 
8.flip flops and registers
8.flip flops and registers8.flip flops and registers
8.flip flops and registers
Deepak Sharma
 
15CS32 ADE Module 4
15CS32 ADE Module 415CS32 ADE Module 4
15CS32 ADE Module 4
RLJIT
 
Chapter 6: Sequential Logic
Chapter 6: Sequential LogicChapter 6: Sequential Logic
Chapter 6: Sequential Logic
Er. Nawaraj Bhandari
 
10529144.ppt
10529144.ppt10529144.ppt
10529144.ppt
imadshaheen2
 
JK flip flops
JK flip flopsJK flip flops
JK flip flops
Zakariae EL IDRISSI
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
mubashir farooq
 
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docxLab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
DIPESH30
 
What are Flip Flops and Its types.
What are Flip Flops and Its types.What are Flip Flops and Its types.
What are Flip Flops and Its types.
Satya P. Joshi
 

Similar to Sequential circuits (20)

Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
 
5.8 Integrated circuits
5.8 Integrated circuits5.8 Integrated circuits
5.8 Integrated circuits
 
Assignment#5
Assignment#5Assignment#5
Assignment#5
 
Dee2034 chapter 4 flip flop for students part
Dee2034 chapter 4 flip flop  for students partDee2034 chapter 4 flip flop  for students part
Dee2034 chapter 4 flip flop for students part
 
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptxSEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
 
Chapter 4 flip flop for students
Chapter 4 flip flop for studentsChapter 4 flip flop for students
Chapter 4 flip flop for students
 
Flip flops & registers
Flip flops & registersFlip flops & registers
Flip flops & registers
 
latchesandflipflops.ppt
latchesandflipflops.pptlatchesandflipflops.ppt
latchesandflipflops.ppt
 
Digital design slides for engineering
Digital  design   slides for engineeringDigital  design   slides for engineering
Digital design slides for engineering
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Digital clock presentation
Digital clock presentationDigital clock presentation
Digital clock presentation
 
Aeav 301 lec 19
Aeav 301 lec 19Aeav 301 lec 19
Aeav 301 lec 19
 
8.flip flops and registers
8.flip flops and registers8.flip flops and registers
8.flip flops and registers
 
15CS32 ADE Module 4
15CS32 ADE Module 415CS32 ADE Module 4
15CS32 ADE Module 4
 
Chapter 6: Sequential Logic
Chapter 6: Sequential LogicChapter 6: Sequential Logic
Chapter 6: Sequential Logic
 
10529144.ppt
10529144.ppt10529144.ppt
10529144.ppt
 
JK flip flops
JK flip flopsJK flip flops
JK flip flops
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docxLab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
 
What are Flip Flops and Its types.
What are Flip Flops and Its types.What are Flip Flops and Its types.
What are Flip Flops and Its types.
 

Recently uploaded

Mechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdfMechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdf
21UME003TUSHARDEB
 
一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理
uqyfuc
 
CEC 352 - SATELLITE COMMUNICATION UNIT 1
CEC 352 - SATELLITE COMMUNICATION UNIT 1CEC 352 - SATELLITE COMMUNICATION UNIT 1
CEC 352 - SATELLITE COMMUNICATION UNIT 1
PKavitha10
 
ITSM Integration with MuleSoft.pptx
ITSM  Integration with MuleSoft.pptxITSM  Integration with MuleSoft.pptx
ITSM Integration with MuleSoft.pptx
VANDANAMOHANGOUDA
 
An Introduction to the Compiler Designss
An Introduction to the Compiler DesignssAn Introduction to the Compiler Designss
An Introduction to the Compiler Designss
ElakkiaU
 
Bayesian Decision Theory details ML.pptx
Bayesian Decision Theory details ML.pptxBayesian Decision Theory details ML.pptx
Bayesian Decision Theory details ML.pptx
amrita chaturvedi
 
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
shadow0702a
 
5g-5G SA reg. -standalone-access-registration.pdf
5g-5G SA reg. -standalone-access-registration.pdf5g-5G SA reg. -standalone-access-registration.pdf
5g-5G SA reg. -standalone-access-registration.pdf
devtomar25
 
Transformers design and coooling methods
Transformers design and coooling methodsTransformers design and coooling methods
Transformers design and coooling methods
Roger Rozario
 
VARIABLE FREQUENCY DRIVE. VFDs are widely used in industrial applications for...
VARIABLE FREQUENCY DRIVE. VFDs are widely used in industrial applications for...VARIABLE FREQUENCY DRIVE. VFDs are widely used in industrial applications for...
VARIABLE FREQUENCY DRIVE. VFDs are widely used in industrial applications for...
PIMR BHOPAL
 
TIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptxTIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptx
CVCSOfficial
 
Applications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdfApplications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdf
Atif Razi
 
Supermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdfSupermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdf
Kamal Acharya
 
4. Mosca vol I -Fisica-Tipler-5ta-Edicion-Vol-1.pdf
4. Mosca vol I -Fisica-Tipler-5ta-Edicion-Vol-1.pdf4. Mosca vol I -Fisica-Tipler-5ta-Edicion-Vol-1.pdf
4. Mosca vol I -Fisica-Tipler-5ta-Edicion-Vol-1.pdf
Gino153088
 
CompEx~Manual~1210 (2).pdf COMPEX GAS AND VAPOURS
CompEx~Manual~1210 (2).pdf COMPEX GAS AND VAPOURSCompEx~Manual~1210 (2).pdf COMPEX GAS AND VAPOURS
CompEx~Manual~1210 (2).pdf COMPEX GAS AND VAPOURS
RamonNovais6
 
Generative AI Use cases applications solutions and implementation.pdf
Generative AI Use cases applications solutions and implementation.pdfGenerative AI Use cases applications solutions and implementation.pdf
Generative AI Use cases applications solutions and implementation.pdf
mahaffeycheryld
 
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Sinan KOZAK
 
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
ecqow
 
Digital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptxDigital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptx
aryanpankaj78
 
Computational Engineering IITH Presentation
Computational Engineering IITH PresentationComputational Engineering IITH Presentation
Computational Engineering IITH Presentation
co23btech11018
 

Recently uploaded (20)

Mechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdfMechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdf
 
一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理
 
CEC 352 - SATELLITE COMMUNICATION UNIT 1
CEC 352 - SATELLITE COMMUNICATION UNIT 1CEC 352 - SATELLITE COMMUNICATION UNIT 1
CEC 352 - SATELLITE COMMUNICATION UNIT 1
 
ITSM Integration with MuleSoft.pptx
ITSM  Integration with MuleSoft.pptxITSM  Integration with MuleSoft.pptx
ITSM Integration with MuleSoft.pptx
 
An Introduction to the Compiler Designss
An Introduction to the Compiler DesignssAn Introduction to the Compiler Designss
An Introduction to the Compiler Designss
 
Bayesian Decision Theory details ML.pptx
Bayesian Decision Theory details ML.pptxBayesian Decision Theory details ML.pptx
Bayesian Decision Theory details ML.pptx
 
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
 
5g-5G SA reg. -standalone-access-registration.pdf
5g-5G SA reg. -standalone-access-registration.pdf5g-5G SA reg. -standalone-access-registration.pdf
5g-5G SA reg. -standalone-access-registration.pdf
 
Transformers design and coooling methods
Transformers design and coooling methodsTransformers design and coooling methods
Transformers design and coooling methods
 
VARIABLE FREQUENCY DRIVE. VFDs are widely used in industrial applications for...
VARIABLE FREQUENCY DRIVE. VFDs are widely used in industrial applications for...VARIABLE FREQUENCY DRIVE. VFDs are widely used in industrial applications for...
VARIABLE FREQUENCY DRIVE. VFDs are widely used in industrial applications for...
 
TIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptxTIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptx
 
Applications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdfApplications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdf
 
Supermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdfSupermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdf
 
4. Mosca vol I -Fisica-Tipler-5ta-Edicion-Vol-1.pdf
4. Mosca vol I -Fisica-Tipler-5ta-Edicion-Vol-1.pdf4. Mosca vol I -Fisica-Tipler-5ta-Edicion-Vol-1.pdf
4. Mosca vol I -Fisica-Tipler-5ta-Edicion-Vol-1.pdf
 
CompEx~Manual~1210 (2).pdf COMPEX GAS AND VAPOURS
CompEx~Manual~1210 (2).pdf COMPEX GAS AND VAPOURSCompEx~Manual~1210 (2).pdf COMPEX GAS AND VAPOURS
CompEx~Manual~1210 (2).pdf COMPEX GAS AND VAPOURS
 
Generative AI Use cases applications solutions and implementation.pdf
Generative AI Use cases applications solutions and implementation.pdfGenerative AI Use cases applications solutions and implementation.pdf
Generative AI Use cases applications solutions and implementation.pdf
 
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
 
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
 
Digital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptxDigital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptx
 
Computational Engineering IITH Presentation
Computational Engineering IITH PresentationComputational Engineering IITH Presentation
Computational Engineering IITH Presentation
 

Sequential circuits

  • 2. Mahasiswa dapat menjelaskan cara kerja komponen dasar rangkaian Sequential, yaitu Latch dan Flip-flop. °2/17/2020
  • 4.  Circuits require memory to store intermediate data  Sequential circuits use a periodic signal to determine when to store values. ◦ A clock signal can determine storage times ◦ Clock signals are periodic  Single bit storage element is a flip flop  A basic type of flip flop is a latch  Latches are made from logic gates ◦ NAND, NOR, AND, OR, Inverter °2/17/2020
  • 5.  Hasil operasi Rangkaian Logika Kombinasional adalah respon terhadap kombinasi input yang diberikan.  Hanya bisa menjumlahkan dua bilangan.  Untuk menjumlahkan bilangan ketiga, diperlukan penyimpanan informasi hasil penjumlahan sebelumnya. ▪ Contoh : 2+1 +5 ▪ 2 + 1 = 3 maka 3 disimpan di dalam memory, kemudian : ▪ 3 + 5 = 8 (a sequential operation);  To handle this, we need sequential logic capable of storing intermediate (and final) results. °2/17/2020
  • 6. °2/17/2020 Combinational circuit Flip Flops OutputsInputs Next state Present state Timing signal (clock) Clock Clock a periodic external event (input) synchronizes when current state changes happen keeps system well-behaved makes it easier to design and build large systems
  • 7. °2/17/2020 1 1 1 0 0 1 0 0 S R Q Q’ 0 1 1 0 Set 1 0 Stable 0 1 Reset 0 0 Undefined R (reset) Q Q S (set) ° S-R latch made from cross-coupled NORs ° If Q = 1, set state ° If Q = 0, reset state ° Usually S=0 and R=0 ° S=1 and R=1 generates unpredictable results
  • 8. °2/17/2020 S R Q Q’ 0 0 0 1 1 0 1 1 S R Q Q’ 0 1 1 0 Set 1 0 Store 0 1 Reset 1 1 Disallowed ° Latch made from cross-coupled NANDs ° Sometimes called S’-R’ latch ° Usually S=1 and R=1 ° S=0 and R=0 generates unpredictable results
  • 9. °2/17/2020 ° Occasionally, desirable to avoid latch changes ° C = 0 disables all latch state changes ° Control signal enables data change when C = 1 ° Right side of circuit same as ordinary S-R latch.
  • 10. Latch operation enabled by C Input sampling enabled by gates °2/17/2020 R’ S’ Q’ Q C’ Outputs change when C is low: RESET and SET Otherwise: HOLD Latch is level-sensitive, in regards to C Only stores data if C’ = 0
  • 11. °2/17/2020 Q Q’ C D S R X Y X Y C Q Q’ 0 0 1 Q0 Q0’ Store 0 1 1 0 1 Reset 1 0 1 1 0 Set 1 1 1 1 1 Disallowed X X 0 Q0 Q0’ Store 0 1 0 1 1 1 1 0 X 0 Q0 Q0’ D C Q Q’ ° Q0 indicates the previous state (the previously stored value)
  • 12. °2/17/2020 Q Q’ C D S R X Y 0 1 0 1 1 1 1 0 X 0 Q0 Q0’ D C Q Q’ ° Input value D is passed to output Q when C is high ° Input value D is ignored when C is low
  • 13. °2/17/2020 E x Latches on following edge of clock E D Q C x z z ° Z only changes when E is high ° If E is high, Z will follow X
  • 14. °2/17/2020 E x Latches on following edge of clock E D Q C x z z ° The D latch stores data indefinitely, regardless of input D values, if C = 0 ° Forms basic storage element in computers
  • 15. °2/17/2020 ° SR latch is based on NOR gates ° S’R’ latch based on NAND gates ° D latch can be based on either. ° D latch sometimes called transparent latch
  • 16.  Latches are based on combinational gates (e.g. NAND, NOR)  Latches store data even after data input has been removed  S-R latches operate like cross-coupled inverters with control inputs (S = set, R = reset)  With additional gates, an S-R latch can be converted to a D latch (D stands for data)  D latch is simple to understand conceptually ◦ When C = 1, data input D stored in latch and output as Q ◦ When C = 0, data input D ignored and previous latch value output at Q °2/17/2020
  • 17.  Latches respond to trigger levels on control inputs ◦ Example: If G = 1, input reflected at output  Difficult to precisely time when to store data with latches  Flip flops store data on a rising or falling trigger edge. ◦ Example: control input transitions from 0 -> 1, data input appears at output ◦ Data remains stable in the flip flop until until next rising edge.  Different types of flip flops serve different functions  Flip flops can be defined with characteristic functions. °2/17/2020
  • 18. °2/17/2020 Lo-Hi edgeHi-Lo edge ° What if the output only changed on a C transition? C D Q Q’ 0 0 1 1 1 0 X 0 Q0 Q0’ D C Q Q’ Positive edge triggered
  • 19. °2/17/2020 ° Consider two latches combined together ° Only one C value active at a time ° Output changes on falling edge of the clock
  • 20. °2/17/2020 D gets latched to Q on the rising edge of the clock. ° Stores a value on the positive edge of C ° Input changes at other times have no effect on output C D Q Q’ 0 0 1 1 1 0 X 0 Q0 Q0’ D C Q Q’ Positive edge triggered
  • 21. °2/17/2020 ° Stores a value on the positive edge of C ° Input changes at other times have no effect on output
  • 22. Positive Edge-Triggered J-K Flip-Flop 0 0 Q0 Q0’ 0 1 0 1 1 0 1 0 1 1 TOGGLE QJ Q’CLKK°Created from D flop °J sets °K resets °J=K=1 -> invert output °2/17/2020
  • 23. °2/17/2020 ° Two data inputs, J and K ° J -> set, K -> reset, if J=K=1 then toggle output Characteristic Table
  • 24. 2. Positive Edge-Triggered T Flip-Flop 0 Q0 Q0’ 1 TOGGLE Q Q’CT °Created from D flop °T=0 -> keep current °K resets °T=1 -> invert current °2/17/2020
  • 25. °2/17/2020 • J, K are synchronous inputs o Effects on the output are synchronized with the CLK input. • Asynchronous inputs operate independently of the synchronous inputs and clock o Set the FF to 1/0 states at any time.
  • 27. °2/17/2020 ° Flip flops store outputs from combinational logic ° Multiple flops can store a collection of data
  • 28.  Flip flops are powerful storage elements ◦ They can be constructed from gates and latches!  D flip flop is simplest and most widely used  Asynchronous inputs allow for clearing and presetting the flip flop output  Multiple flops allow for data storage ◦ The basis of computer memory!  Combine storage and logic to make a computation circuit  Next time: Analyzing sequential circuits. °2/17/2020
  • 29.  Gunakan Multisim untuk merancang rangkaian penyimpan 3 bit data secara paralel.  Kemudian data tersebut dihapus  Diisi lagi dengan data baru °2/17/2020