SlideShare a Scribd company logo
1
2
Content Slid Number
1. JK Flip Flop 3 - 10
2. Counter 11 - 14
3. Segment Display 15 - 19
4. BCD to 7 Segment Driver 20 - 21
 WHATIS AJKFLIP-FLOP?
• Aflip-flop isa circuit that hastwo stable statesand canbe used
to store state information.
• Theflip-flop canbe made to change state by signalsapplied to
oneor morecontrol inputs and will have oneor two outputs.
3
 JKSTRUCTURE
JK Has 5 inputs named:
J(set),K(reset), PR, CLR, andCLK
JK Has 2 outputs: Q and Q’
PR = Preset
CLR = Clear
CLK =Clock
Set: when it stores a binary 1
Cleared (reset): when it stores a binary 0
4
 OUTPUTS
The Q output is the primary
output. This means that the binary
bit stored in the flip-flop, 1 or 0, is
the same as Q.
The Q’ output is the
opposite binary bit value
that is stored inQ.
The PR and CLR inputs
always override the J,K
inputs.
5
 INPUTS:PRANDCLR
A low at the PR input sets Q = 1
A low at the CLR input sets Q = 0
6
 INPUTS: J ANDK
—The logic statesapplied to theJand Kinputscausethe flip-
flop to operate 4 different ways.
—The way thelogic state isapplied to Jand Kiscalled Mode
of Operation.
—The modeof operation refers to thecondition of theflip-flop
asit prepares for thepositive clockpulse.
7
 FOURMODESOFOPERATION
J K Q Q’ Mode
0 0 Q Q’ Hold
1 0 1 0 Sets
0 1 0 1 Resets
1 1 Q’ Q Toggle
The 4 modes of operationare:
hold, set, reset,toggle
JK contains an internal
Active Low SR latch.
8
9
 FLIPFLOPSAPPLICATIONS:COUNTER
• Another major application of flip flops isa digital counter.It isusedto countpulsesor
eventsand it canbe made by connectinga seriesof flip flops. Countercancountup to
2n. Where n isthe numberof flip flops. Figure 3 showsa simplestbinary ripple counter
made by flip flops. It consistsof connectionsof flip flop without any logic gate. Each flip
flop istriggered by the output of its proceeding flip flop.
• Theyare usedin digital equipment's, clocks,frequency countersand computersetc.
Figure3:Fourstage Counter
10
 A counter is a device which stores the number of times
a particular event or process has occurred, often in
relationship to a clock signal.
11
 Prerequisites:
 4 JK flip flops
 AND GATE
 OR GATE
 Clock pulse generator
 Interactive input
 BCD to 7 segment driver
 7 segment display
12
13
 They follow same way of construction.
 Only number of jk flip flop fluctuates.
 For 0-9 counter, 4 jk flip flops used , for 0-5 counter, 3
flip flop is used.
14
15
 In F. W. Wood invented an 8-segment display , which
displayed the number 4 using a diagonal bar.
 By 1910, a seven-segment display illuminated by
incandescent bulbs was used on a power-plant boiler room
signal panel.
 During 1910s it was also used for displaying dialled
telephone number to operators during the transition from
manual to automatic telephone dialling.
 And by 1970s, SDDs were widely popular as being used in
LEDs.
16
 It consists of 7 LEDs arranged in the form of Square ‘8’ and a
single LED as dot character. Different characters can be
displayed by selecting the required LED segments.
 Each one of the seven LEDs in the display is given a
positional segment with one of its connection pins. These
individually LED pins are labelled from a to g representing
each individual LED.
 On forward biasing the appropriate pins of the LED segments
in a particular order, some segments will be light and others
will be dark which allows to show the desired number pattern.
17
18
LED has two connecting pins, one “Anode” and the other “Cathode”, there
are therefore two types of LED 7-segment display called: Common
Cathode (CC) and Common Anode (CA).
19
 binary-coded decimal (BCD) is used to encode decimal numbers
(base-10 numbers) in a binary form where each decimal digit is
represented by a nibble (4 bits).A BCD to Seven Segment decoder
is a combinational logic circuit that accepts a decimal digit
in BCD (input) and generates appropriate outputs for
the segments to display the input decimal digit.
20
21
THANK YOU!!
22

More Related Content

What's hot

Traffic light controller
Traffic light controllerTraffic light controller
Traffic light controller
nimmi_abes
 
Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)
Chintan Patel
 

What's hot (20)

Programming with PIC microcontroller
Programming with PIC microcontroller Programming with PIC microcontroller
Programming with PIC microcontroller
 
Traffic light controller
Traffic light controllerTraffic light controller
Traffic light controller
 
Mod 10 synchronous counter updated
Mod 10 synchronous counter updatedMod 10 synchronous counter updated
Mod 10 synchronous counter updated
 
Digital clock
Digital clockDigital clock
Digital clock
 
Flip-Flop || Digital Electronics
Flip-Flop || Digital ElectronicsFlip-Flop || Digital Electronics
Flip-Flop || Digital Electronics
 
BCD Counter
BCD CounterBCD Counter
BCD Counter
 
Half adder layout design
Half adder layout designHalf adder layout design
Half adder layout design
 
Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)Digital Alarm Clock (IC-TMS-8560)
Digital Alarm Clock (IC-TMS-8560)
 
Counters
CountersCounters
Counters
 
Counters
CountersCounters
Counters
 
Digitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segment
Digitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segmentDigitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segment
Digitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segment
 
Digital dice
Digital dice Digital dice
Digital dice
 
Interrupts programming in embedded C using 8051
Interrupts programming in embedded C using 8051Interrupts programming in embedded C using 8051
Interrupts programming in embedded C using 8051
 
FPGA
FPGAFPGA
FPGA
 
counters.ppt
counters.pptcounters.ppt
counters.ppt
 
Ring counter
Ring counterRing counter
Ring counter
 
Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)
 
DIgital clock using verilog
DIgital clock using verilog DIgital clock using verilog
DIgital clock using verilog
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
 
555 timer-digital-clock
555 timer-digital-clock555 timer-digital-clock
555 timer-digital-clock
 

Similar to Digital clock presentation

digitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdfdigitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdf
satyamsinha37
 

Similar to Digital clock presentation (20)

counter using 4 master slave flip-flops
counter using 4 master slave flip-flops counter using 4 master slave flip-flops
counter using 4 master slave flip-flops
 
CLC and SLC with examples.pptx
CLC and SLC with examples.pptxCLC and SLC with examples.pptx
CLC and SLC with examples.pptx
 
Mc module5 lcd_interface_ppt_msj
Mc module5 lcd_interface_ppt_msjMc module5 lcd_interface_ppt_msj
Mc module5 lcd_interface_ppt_msj
 
combinational logic circuit and sequential logic circuit.pptx
combinational logic circuit and sequential logic circuit.pptxcombinational logic circuit and sequential logic circuit.pptx
combinational logic circuit and sequential logic circuit.pptx
 
Bcd counter
Bcd counterBcd counter
Bcd counter
 
Calculator design with lcd using fpga
Calculator design with lcd using fpgaCalculator design with lcd using fpga
Calculator design with lcd using fpga
 
Coa presentation2
Coa presentation2Coa presentation2
Coa presentation2
 
pandu-vivek (1)
pandu-vivek (1)pandu-vivek (1)
pandu-vivek (1)
 
Digital logic-formula-notes-final-1
Digital logic-formula-notes-final-1Digital logic-formula-notes-final-1
Digital logic-formula-notes-final-1
 
Project Report On 0-9 decade counter
Project Report On 0-9 decade counterProject Report On 0-9 decade counter
Project Report On 0-9 decade counter
 
Chapter 11 - Laboratory Experiments with Standard ICs and FPGAs.pdf
Chapter 11 - Laboratory Experiments with Standard ICs and FPGAs.pdfChapter 11 - Laboratory Experiments with Standard ICs and FPGAs.pdf
Chapter 11 - Laboratory Experiments with Standard ICs and FPGAs.pdf
 
Assignment#5
Assignment#5Assignment#5
Assignment#5
 
digitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdfdigitalvoltmeterusing805112b2-170214173216 (1).pdf
digitalvoltmeterusing805112b2-170214173216 (1).pdf
 
JK flip flops
JK flip flopsJK flip flops
JK flip flops
 
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLERDIGITAL VOLTMETER USING 8051 MICROCONTROLLER
DIGITAL VOLTMETER USING 8051 MICROCONTROLLER
 
Digital voltmeter using 89c51 microcontroller
Digital voltmeter using 89c51 microcontrollerDigital voltmeter using 89c51 microcontroller
Digital voltmeter using 89c51 microcontroller
 
Traffic signal
Traffic signalTraffic signal
Traffic signal
 
Chapter 6 register
Chapter 6 registerChapter 6 register
Chapter 6 register
 
Lcd & keypad
Lcd & keypadLcd & keypad
Lcd & keypad
 
report cs
report csreport cs
report cs
 

Recently uploaded

AI/ML Infra Meetup | Improve Speed and GPU Utilization for Model Training & S...
AI/ML Infra Meetup | Improve Speed and GPU Utilization for Model Training & S...AI/ML Infra Meetup | Improve Speed and GPU Utilization for Model Training & S...
AI/ML Infra Meetup | Improve Speed and GPU Utilization for Model Training & S...
Alluxio, Inc.
 

Recently uploaded (20)

AI/ML Infra Meetup | Perspective on Deep Learning Framework
AI/ML Infra Meetup | Perspective on Deep Learning FrameworkAI/ML Infra Meetup | Perspective on Deep Learning Framework
AI/ML Infra Meetup | Perspective on Deep Learning Framework
 
In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...
In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...
In 2015, I used to write extensions for Joomla, WordPress, phpBB3, etc and I ...
 
AI/ML Infra Meetup | Improve Speed and GPU Utilization for Model Training & S...
AI/ML Infra Meetup | Improve Speed and GPU Utilization for Model Training & S...AI/ML Infra Meetup | Improve Speed and GPU Utilization for Model Training & S...
AI/ML Infra Meetup | Improve Speed and GPU Utilization for Model Training & S...
 
Enhancing Research Orchestration Capabilities at ORNL.pdf
Enhancing Research Orchestration Capabilities at ORNL.pdfEnhancing Research Orchestration Capabilities at ORNL.pdf
Enhancing Research Orchestration Capabilities at ORNL.pdf
 
First Steps with Globus Compute Multi-User Endpoints
First Steps with Globus Compute Multi-User EndpointsFirst Steps with Globus Compute Multi-User Endpoints
First Steps with Globus Compute Multi-User Endpoints
 
Dominate Social Media with TubeTrivia AI’s Addictive Quiz Videos.pdf
Dominate Social Media with TubeTrivia AI’s Addictive Quiz Videos.pdfDominate Social Media with TubeTrivia AI’s Addictive Quiz Videos.pdf
Dominate Social Media with TubeTrivia AI’s Addictive Quiz Videos.pdf
 
De mooiste recreatieve routes ontdekken met RouteYou en FME
De mooiste recreatieve routes ontdekken met RouteYou en FMEDe mooiste recreatieve routes ontdekken met RouteYou en FME
De mooiste recreatieve routes ontdekken met RouteYou en FME
 
Exploring Innovations in Data Repository Solutions - Insights from the U.S. G...
Exploring Innovations in Data Repository Solutions - Insights from the U.S. G...Exploring Innovations in Data Repository Solutions - Insights from the U.S. G...
Exploring Innovations in Data Repository Solutions - Insights from the U.S. G...
 
top nidhi software solution freedownload
top nidhi software solution freedownloadtop nidhi software solution freedownload
top nidhi software solution freedownload
 
Facemoji Keyboard released its 2023 State of Emoji report, outlining the most...
Facemoji Keyboard released its 2023 State of Emoji report, outlining the most...Facemoji Keyboard released its 2023 State of Emoji report, outlining the most...
Facemoji Keyboard released its 2023 State of Emoji report, outlining the most...
 
Agnieszka Andrzejewska - BIM School Course in Kraków
Agnieszka Andrzejewska - BIM School Course in KrakówAgnieszka Andrzejewska - BIM School Course in Kraków
Agnieszka Andrzejewska - BIM School Course in Kraków
 
Beyond Event Sourcing - Embracing CRUD for Wix Platform - Java.IL
Beyond Event Sourcing - Embracing CRUD for Wix Platform - Java.ILBeyond Event Sourcing - Embracing CRUD for Wix Platform - Java.IL
Beyond Event Sourcing - Embracing CRUD for Wix Platform - Java.IL
 
A Comprehensive Look at Generative AI in Retail App Testing.pdf
A Comprehensive Look at Generative AI in Retail App Testing.pdfA Comprehensive Look at Generative AI in Retail App Testing.pdf
A Comprehensive Look at Generative AI in Retail App Testing.pdf
 
OpenFOAM solver for Helmholtz equation, helmholtzFoam / helmholtzBubbleFoam
OpenFOAM solver for Helmholtz equation, helmholtzFoam / helmholtzBubbleFoamOpenFOAM solver for Helmholtz equation, helmholtzFoam / helmholtzBubbleFoam
OpenFOAM solver for Helmholtz equation, helmholtzFoam / helmholtzBubbleFoam
 
TROUBLESHOOTING 9 TYPES OF OUTOFMEMORYERROR
TROUBLESHOOTING 9 TYPES OF OUTOFMEMORYERRORTROUBLESHOOTING 9 TYPES OF OUTOFMEMORYERROR
TROUBLESHOOTING 9 TYPES OF OUTOFMEMORYERROR
 
Globus Compute Introduction - GlobusWorld 2024
Globus Compute Introduction - GlobusWorld 2024Globus Compute Introduction - GlobusWorld 2024
Globus Compute Introduction - GlobusWorld 2024
 
2024 RoOUG Security model for the cloud.pptx
2024 RoOUG Security model for the cloud.pptx2024 RoOUG Security model for the cloud.pptx
2024 RoOUG Security model for the cloud.pptx
 
Studiovity film pre-production and screenwriting software
Studiovity film pre-production and screenwriting softwareStudiovity film pre-production and screenwriting software
Studiovity film pre-production and screenwriting software
 
Vitthal Shirke Microservices Resume Montevideo
Vitthal Shirke Microservices Resume MontevideoVitthal Shirke Microservices Resume Montevideo
Vitthal Shirke Microservices Resume Montevideo
 
Using IESVE for Room Loads Analysis - Australia & New Zealand
Using IESVE for Room Loads Analysis - Australia & New ZealandUsing IESVE for Room Loads Analysis - Australia & New Zealand
Using IESVE for Room Loads Analysis - Australia & New Zealand
 

Digital clock presentation

  • 1. 1
  • 2. 2 Content Slid Number 1. JK Flip Flop 3 - 10 2. Counter 11 - 14 3. Segment Display 15 - 19 4. BCD to 7 Segment Driver 20 - 21
  • 3.  WHATIS AJKFLIP-FLOP? • Aflip-flop isa circuit that hastwo stable statesand canbe used to store state information. • Theflip-flop canbe made to change state by signalsapplied to oneor morecontrol inputs and will have oneor two outputs. 3
  • 4.  JKSTRUCTURE JK Has 5 inputs named: J(set),K(reset), PR, CLR, andCLK JK Has 2 outputs: Q and Q’ PR = Preset CLR = Clear CLK =Clock Set: when it stores a binary 1 Cleared (reset): when it stores a binary 0 4
  • 5.  OUTPUTS The Q output is the primary output. This means that the binary bit stored in the flip-flop, 1 or 0, is the same as Q. The Q’ output is the opposite binary bit value that is stored inQ. The PR and CLR inputs always override the J,K inputs. 5
  • 6.  INPUTS:PRANDCLR A low at the PR input sets Q = 1 A low at the CLR input sets Q = 0 6
  • 7.  INPUTS: J ANDK —The logic statesapplied to theJand Kinputscausethe flip- flop to operate 4 different ways. —The way thelogic state isapplied to Jand Kiscalled Mode of Operation. —The modeof operation refers to thecondition of theflip-flop asit prepares for thepositive clockpulse. 7
  • 8.  FOURMODESOFOPERATION J K Q Q’ Mode 0 0 Q Q’ Hold 1 0 1 0 Sets 0 1 0 1 Resets 1 1 Q’ Q Toggle The 4 modes of operationare: hold, set, reset,toggle JK contains an internal Active Low SR latch. 8
  • 9. 9
  • 10.  FLIPFLOPSAPPLICATIONS:COUNTER • Another major application of flip flops isa digital counter.It isusedto countpulsesor eventsand it canbe made by connectinga seriesof flip flops. Countercancountup to 2n. Where n isthe numberof flip flops. Figure 3 showsa simplestbinary ripple counter made by flip flops. It consistsof connectionsof flip flop without any logic gate. Each flip flop istriggered by the output of its proceeding flip flop. • Theyare usedin digital equipment's, clocks,frequency countersand computersetc. Figure3:Fourstage Counter 10
  • 11.  A counter is a device which stores the number of times a particular event or process has occurred, often in relationship to a clock signal. 11
  • 12.  Prerequisites:  4 JK flip flops  AND GATE  OR GATE  Clock pulse generator  Interactive input  BCD to 7 segment driver  7 segment display 12
  • 13. 13
  • 14.  They follow same way of construction.  Only number of jk flip flop fluctuates.  For 0-9 counter, 4 jk flip flops used , for 0-5 counter, 3 flip flop is used. 14
  • 15. 15
  • 16.  In F. W. Wood invented an 8-segment display , which displayed the number 4 using a diagonal bar.  By 1910, a seven-segment display illuminated by incandescent bulbs was used on a power-plant boiler room signal panel.  During 1910s it was also used for displaying dialled telephone number to operators during the transition from manual to automatic telephone dialling.  And by 1970s, SDDs were widely popular as being used in LEDs. 16
  • 17.  It consists of 7 LEDs arranged in the form of Square ‘8’ and a single LED as dot character. Different characters can be displayed by selecting the required LED segments.  Each one of the seven LEDs in the display is given a positional segment with one of its connection pins. These individually LED pins are labelled from a to g representing each individual LED.  On forward biasing the appropriate pins of the LED segments in a particular order, some segments will be light and others will be dark which allows to show the desired number pattern. 17
  • 18. 18
  • 19. LED has two connecting pins, one “Anode” and the other “Cathode”, there are therefore two types of LED 7-segment display called: Common Cathode (CC) and Common Anode (CA). 19
  • 20.  binary-coded decimal (BCD) is used to encode decimal numbers (base-10 numbers) in a binary form where each decimal digit is represented by a nibble (4 bits).A BCD to Seven Segment decoder is a combinational logic circuit that accepts a decimal digit in BCD (input) and generates appropriate outputs for the segments to display the input decimal digit. 20
  • 21. 21