SlideShare a Scribd company logo
1 of 30
LATCHES AND FLIP FLOP
DIGITAL LOGIC DESIGNS
BY:Shuaib Hotak
LOGICAL CIRCUITS:
 Logical circuits are said to be constructed by the logical gates
like (AND, OR ,NOT, NAND and NOR). These circuits
operates on the logical inputs high (1) and low(0).
Types:
There are two types of logical circuits.
1. Combinational circuits.
2. Sequential circuits.
Combinational circuits:
 The logical gates (AND, OR, NOT, NAND and NOR) are the
building blocks of the combinational circuits.
 The outputs of the combinational circuits depends upon the
present input of the circuit.
Examples: the common example of the combinational circuit
is the adders, subtractors, and multiplexers etc.
means that the output of the half subtractor circuit will
change, if the input of the circuit will change. its cleared that in
the combinational circuits the output will depend upon the
present input.
Sequential circuits:
 The latches and the flip flops are the building blocks of the
sequential circuits.
 The outputs of the circuit will depends upon the present
inputs as well as on the sequence of the previous outputs of
the circuits.
Examples: the cross coupled inverters, the shift registers and
the counters are the common examples.
Cross coupled inverters:
LATCH:
 IMPORTANT POINT:
• Latch is sequential circuit.
• Latch is a type of temporary storage device.
• Latch has the bistable stable (two stable) states.
• There are two inputs and two outputs of the latch.
• The outputs of the circuit are compliment of each other
 Ǫ≠Ǭ
 DEFINATION:
 A cross coupled sequential circuit having bistable (set and
reset) states; in which the output of the gate (1) is the input of
the gate (2) and the output of the gate (2) is the input of the
gate (1).
TYPES OF LATCHES:
LATCH
SR-LATCH
ACTIVE
LOW
INPUT
ACTIVE
HIGH
INPUT
GATED
LATCHES
D-LATCH
SR LATCHES:
IMPORTANT POINT :
 The basic storage element.
 There are two inputs R (RESET) and S (SET)
 There are Two outputs Q and Q’
 Where Q is never equal to Q’ and both are complement of
each other.
 The latch of NOR gate is also called the ACTIVE HIGH
INPUT LATCH.
 The latch of NAND gate is also called the ACTIVE LOW
INPUT LATCH.
 If Q=1 the condition is set
 If Q=0 he condition is
reset
TRUTH TABLE: NOR GATE
S R Q Q’
0 0 MEMORY MEMORY
0 1 0 1
1 0 1 0
1 1 INVALID INVALID
SR LATCH NAND GATE:
CIRCUIT DIAGRAM:
TRUTH TABLE:
S R Q Q’
0 0 INVALID INVALID
0 1 1 0
1 0 0 1
1 1 MEMORY MEMORY
GATED SR LATCH NAND GATE:
IMPORTANT POINTS:
 It amplifies the SR latch output.
 It works with the enable input.
 We have enable signal in case of GATED SR latch and clock
signal in case of SR latch.
CIRCUIT DIAGRAM:
TRUTH TABLE: GATED NAND
LATCH
INPUTS OUTPUTS
S R EN Q+ Q+’
X X 0 Q Q’
0 0 1 Q Q’
0 1 1 0 1
1 0 1 1 0
1 1 1 INVALID INVALID
D-LATCH: (NOR GATE)
 IMPORTANT POINTS:
• The D-latch stands for DATA LATCH.
• The D-latch has one input but two outputs.
• NOT gate is used in the D-latch.
• D-latch removes the invalidity of the SR latch.
 Means D-latch gives correct compliment inputs on the S=1
and R=1 in NOR GATE LATCH (Active high input latch).
 And S=0 and R=0 in NAND GATE LATCH (Active low input
latch).
• If Ǫ=1 (high) then the latch is in the SET state.
• If Ǫ=0 (low) then the latch is in the RESET state.
CIRCUIT DIAGRAM AND SYMBOL:
TRUTH TABLE:
EXPLANATION:
 There are two input cases (0 and 1) for the NOT gate as
shown in the TRUTH TABLE of the NOT gate.
Its means that there are two inputs high(0) and low(1) for
D-latch as well.
 we need to understand the behavior of the NOR gate.
TRUTH TABLE:
NOT GATE NOT GATE
TRUTH TABLE:
CLOCK PULSE:
 a clock signal is a particular type of electrical signal that
oscillates between a high(1) and a low(0) state.
 Rise in the signal is high(0) and fall in the signal is the low(1).
 The circuit will operates when the CLK signal has high(1)
value. But it depends upon the design of the circuit.
 The time period is the time from the low signal to the high
signal.
 And the frequency of the clock is the inverse of the time
period.
FLIP FLOP:
 IMPORTANT POINTS:
• The flip flops are sequential circuits.
• Flip flop also stores memory.
• Flip flop also has bistable (two stable) states.
• The outputs are also compliment of each other.
 Ǫ≠Ǭ
• Flip flop maintain their states indefinitely until an input pulse
called a (trigger) is received.
 DEFINATION:
 the flip flop is the bistable multivibrator, having and
regenerative input feedback and used for storing the data in
the form of bits.
TYPES OF FLIP FLOPS
FLIP
FLOPS
RS-FLIP
FLOP
JK-FLIP
FLOP
MASTER
SLAVE
D-FLIP
FLOP
SR Flip Flop
NOR Gate
Inputs= S (Set)
R (Reset)
Outputs= Q
Q’
Q=Q’
TRUTH TABLE:
 Truth table for the NOR gate is;
Clock SR Flip Flop
NOR Gate
Clock will always be 1. If it is 0
so it wont show any change.
Clock SR Flip Flop
NAND Gate
D Flip Flop:
JK Flip Flop:
It is a modified form of SR Flip Flop
used to over come the forbidden state
(S=1,R=1) of SR.
J K S R Q Q’ Result
1 0 1 0 1 0 Set
0 0 1 0 1 0 No
chang
e
0 1 0 1 0 1 Reset
1 1 Toggle
TRUTH TABLE:
MASTER SLAVE FLIP FLOP:
It is the modified form of JK flip flop used to overcome the
toggling
 Gates are the building block
of the latches.
 Latches does not have
clock signal.
 It is a level triggered
device.it means that the
output of the present state
and input of the next state
depends on the level that is
binary input 1 and 0.
 Latches are the building
block of the flip flops.
 Flip flop has clock signal.
 It is an edged triggered
device.it means that the
output and the next state
input changes when there
is a change in clock pulse.
Whether it is a +VE or –VE
clock pulse.
DIFFERENCE BETWEEN
LATCHES AND FLIP FLOP
LATCH FLIP FLOP
USES OF LATCHES AND FLIP FLOP:
 Latches and flip flop are the circuits that store the
information.
 Latches and flip flop are the building blocks of the other
complex sequential circuits like shift registers and the
counters etc.
 These are used in the computers to store the information like
RAM and Registers.
 They can also store one bit, and binary digit of data.
QUESTIONS
THE END

More Related Content

What's hot

What's hot (20)

JK flip flops
JK flip flopsJK flip flops
JK flip flops
 
Latches & flip flop
Latches & flip flopLatches & flip flop
Latches & flip flop
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
 
Flip Flop and Its Types
Flip Flop and Its TypesFlip Flop and Its Types
Flip Flop and Its Types
 
flip flops
flip flops flip flops
flip flops
 
latches
 latches latches
latches
 
D and T Flip Flop
D and T Flip FlopD and T Flip Flop
D and T Flip Flop
 
Flipflop
FlipflopFlipflop
Flipflop
 
J - K & MASTERSLAVE FLIPFLOPS
J - K & MASTERSLAVE FLIPFLOPSJ - K & MASTERSLAVE FLIPFLOPS
J - K & MASTERSLAVE FLIPFLOPS
 
Flip flop
Flip flopFlip flop
Flip flop
 
D Flip Flop
D Flip Flop D Flip Flop
D Flip Flop
 
Flipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflopsFlipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflops
 
Counters
CountersCounters
Counters
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Flip flop
Flip flopFlip flop
Flip flop
 
multiplexers and demultiplexers
 multiplexers and demultiplexers multiplexers and demultiplexers
multiplexers and demultiplexers
 
D flip Flop
D flip FlopD flip Flop
D flip Flop
 
Counters
CountersCounters
Counters
 
Introduction to Counters
Introduction to CountersIntroduction to Counters
Introduction to Counters
 
UNIT-IV .FINITE STATE MACHINES
UNIT-IV .FINITE STATE MACHINESUNIT-IV .FINITE STATE MACHINES
UNIT-IV .FINITE STATE MACHINES
 

Viewers also liked

Viewers also liked (20)

Chapter 4 flip flop for students
Chapter 4 flip flop for studentsChapter 4 flip flop for students
Chapter 4 flip flop for students
 
Flip flop’s state tables & diagrams
Flip flop’s state tables & diagramsFlip flop’s state tables & diagrams
Flip flop’s state tables & diagrams
 
What are Flip Flops and Its types.
What are Flip Flops and Its types.What are Flip Flops and Its types.
What are Flip Flops and Its types.
 
Group 10 flip flop and rs latch 1
Group 10 flip flop and rs latch 1Group 10 flip flop and rs latch 1
Group 10 flip flop and rs latch 1
 
Altera trcak g
Altera  trcak gAltera  trcak g
Altera trcak g
 
VLSI Power Reduction
VLSI Power ReductionVLSI Power Reduction
VLSI Power Reduction
 
Sequential logics
Sequential logicsSequential logics
Sequential logics
 
Low power design-ver_26_mar08
Low power design-ver_26_mar08Low power design-ver_26_mar08
Low power design-ver_26_mar08
 
Types of ram
Types of ramTypes of ram
Types of ram
 
Latches v4
Latches v4Latches v4
Latches v4
 
actel fpga problems
actel fpga problemsactel fpga problems
actel fpga problems
 
12 latches
12 latches12 latches
12 latches
 
Power
PowerPower
Power
 
Latch and Flip flop
Latch and Flip flopLatch and Flip flop
Latch and Flip flop
 
Conversion of flip flop
Conversion of flip flopConversion of flip flop
Conversion of flip flop
 
Clock Gating
Clock GatingClock Gating
Clock Gating
 
Low Power Design Approach in VLSI
Low Power Design Approach in VLSILow Power Design Approach in VLSI
Low Power Design Approach in VLSI
 
Latches
LatchesLatches
Latches
 
IC 555
IC 555IC 555
IC 555
 
aaالمملكة العربية السعودية
aaالمملكة العربية السعوديةaaالمملكة العربية السعودية
aaالمملكة العربية السعودية
 

Similar to Latches and flip flop

Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxUtsavDas21
 
Sequential logic circuits flip-flop pt 1
Sequential logic circuits   flip-flop pt 1Sequential logic circuits   flip-flop pt 1
Sequential logic circuits flip-flop pt 1Sarah Sue Calbio
 
best slides latches.pdf
best slides latches.pdfbest slides latches.pdf
best slides latches.pdfAreebaShoukat4
 
Logic design alexander1 christopher
Logic design alexander1  christopherLogic design alexander1  christopher
Logic design alexander1 christopherworld_chris
 
Digital Electronics Unit_3.pptx
Digital Electronics Unit_3.pptxDigital Electronics Unit_3.pptx
Digital Electronics Unit_3.pptxThapar Institute
 
B sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lcB sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lcMahiboobAliMulla
 
B sc cs i bo-de u-iv sequential circuit
B sc cs i bo-de u-iv sequential circuitB sc cs i bo-de u-iv sequential circuit
B sc cs i bo-de u-iv sequential circuitRai University
 
Sr jk flip flop by AMAN GOYAT
Sr jk flip flop by AMAN GOYATSr jk flip flop by AMAN GOYAT
Sr jk flip flop by AMAN GOYATAmanGoyat2
 
Sequentialcircuits
SequentialcircuitsSequentialcircuits
SequentialcircuitsRaghu Vamsi
 
Computer Oragnization Flipflops
Computer Oragnization FlipflopsComputer Oragnization Flipflops
Computer Oragnization FlipflopsVanitha Chandru
 
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)Sairam Adithya
 
UNIT - III.pptx
UNIT - III.pptxUNIT - III.pptx
UNIT - III.pptxamudhak10
 
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]SUBHA SHREE
 
Flip flop slide
Flip flop slideFlip flop slide
Flip flop slidejyothir19
 
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptxSEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptxThanmayiKumar
 
Introduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptxIntroduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptxSaini71
 

Similar to Latches and flip flop (20)

Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
 
Sequential logic circuits flip-flop pt 1
Sequential logic circuits   flip-flop pt 1Sequential logic circuits   flip-flop pt 1
Sequential logic circuits flip-flop pt 1
 
best slides latches.pdf
best slides latches.pdfbest slides latches.pdf
best slides latches.pdf
 
Chapter 6: Sequential Logic
Chapter 6: Sequential LogicChapter 6: Sequential Logic
Chapter 6: Sequential Logic
 
Logic design alexander1 christopher
Logic design alexander1  christopherLogic design alexander1  christopher
Logic design alexander1 christopher
 
Digital Electronics Unit_3.pptx
Digital Electronics Unit_3.pptxDigital Electronics Unit_3.pptx
Digital Electronics Unit_3.pptx
 
B sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lcB sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lc
 
B sc cs i bo-de u-iv sequential circuit
B sc cs i bo-de u-iv sequential circuitB sc cs i bo-de u-iv sequential circuit
B sc cs i bo-de u-iv sequential circuit
 
Sr jk flip flop by AMAN GOYAT
Sr jk flip flop by AMAN GOYATSr jk flip flop by AMAN GOYAT
Sr jk flip flop by AMAN GOYAT
 
Sequentialcircuits
SequentialcircuitsSequentialcircuits
Sequentialcircuits
 
Lecture 1 6844
Lecture 1 6844Lecture 1 6844
Lecture 1 6844
 
Unit IV version I.ppt
Unit IV version I.pptUnit IV version I.ppt
Unit IV version I.ppt
 
Computer Oragnization Flipflops
Computer Oragnization FlipflopsComputer Oragnization Flipflops
Computer Oragnization Flipflops
 
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)
 
UNIT - III.pptx
UNIT - III.pptxUNIT - III.pptx
UNIT - III.pptx
 
SEQUENTIAL CIRCUITS [Flip-flops and Latches]
SEQUENTIAL CIRCUITS [Flip-flops and Latches]SEQUENTIAL CIRCUITS [Flip-flops and Latches]
SEQUENTIAL CIRCUITS [Flip-flops and Latches]
 
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]
 
Flip flop slide
Flip flop slideFlip flop slide
Flip flop slide
 
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptxSEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
 
Introduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptxIntroduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptx
 

Recently uploaded

Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm Systemirfanmechengr
 
National Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfNational Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfRajuKanojiya4
 
OOP concepts -in-Python programming language
OOP concepts -in-Python programming languageOOP concepts -in-Python programming language
OOP concepts -in-Python programming languageSmritiSharma901052
 
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Sumanth A
 
chpater16.pptxMMMMMMMMMMMMMMMMMMMMMMMMMMM
chpater16.pptxMMMMMMMMMMMMMMMMMMMMMMMMMMMchpater16.pptxMMMMMMMMMMMMMMMMMMMMMMMMMMM
chpater16.pptxMMMMMMMMMMMMMMMMMMMMMMMMMMMNanaAgyeman13
 
Crushers to screens in aggregate production
Crushers to screens in aggregate productionCrushers to screens in aggregate production
Crushers to screens in aggregate productionChinnuNinan
 
Novel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending ActuatorsNovel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending ActuatorsResearcher Researcher
 
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMS
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMSHigh Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMS
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMSsandhya757531
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating SystemRashmi Bhat
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxRomil Mishra
 
Internship PPT ukai thermal power station .pptx
Internship PPT ukai thermal power station .pptxInternship PPT ukai thermal power station .pptx
Internship PPT ukai thermal power station .pptxmalikavita731
 
"Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ..."Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ...Erbil Polytechnic University
 
Research Methodology for Engineering pdf
Research Methodology for Engineering pdfResearch Methodology for Engineering pdf
Research Methodology for Engineering pdfCaalaaAbdulkerim
 
Katarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School CourseKatarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School Coursebim.edu.pl
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleAlluxio, Inc.
 
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdfDEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdfAkritiPradhan2
 
Immutable Image-Based Operating Systems - EW2024.pdf
Immutable Image-Based Operating Systems - EW2024.pdfImmutable Image-Based Operating Systems - EW2024.pdf
Immutable Image-Based Operating Systems - EW2024.pdfDrew Moseley
 
Energy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxEnergy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxsiddharthjain2303
 
Cooling Tower SERD pH drop issue (11 April 2024) .pptx
Cooling Tower SERD pH drop issue (11 April 2024) .pptxCooling Tower SERD pH drop issue (11 April 2024) .pptx
Cooling Tower SERD pH drop issue (11 April 2024) .pptxmamansuratman0253
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingBootNeck1
 

Recently uploaded (20)

Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm System
 
National Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfNational Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdf
 
OOP concepts -in-Python programming language
OOP concepts -in-Python programming languageOOP concepts -in-Python programming language
OOP concepts -in-Python programming language
 
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
 
chpater16.pptxMMMMMMMMMMMMMMMMMMMMMMMMMMM
chpater16.pptxMMMMMMMMMMMMMMMMMMMMMMMMMMMchpater16.pptxMMMMMMMMMMMMMMMMMMMMMMMMMMM
chpater16.pptxMMMMMMMMMMMMMMMMMMMMMMMMMMM
 
Crushers to screens in aggregate production
Crushers to screens in aggregate productionCrushers to screens in aggregate production
Crushers to screens in aggregate production
 
Novel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending ActuatorsNovel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending Actuators
 
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMS
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMSHigh Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMS
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMS
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating System
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptx
 
Internship PPT ukai thermal power station .pptx
Internship PPT ukai thermal power station .pptxInternship PPT ukai thermal power station .pptx
Internship PPT ukai thermal power station .pptx
 
"Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ..."Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ...
 
Research Methodology for Engineering pdf
Research Methodology for Engineering pdfResearch Methodology for Engineering pdf
Research Methodology for Engineering pdf
 
Katarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School CourseKatarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School Course
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
 
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdfDEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdf
 
Immutable Image-Based Operating Systems - EW2024.pdf
Immutable Image-Based Operating Systems - EW2024.pdfImmutable Image-Based Operating Systems - EW2024.pdf
Immutable Image-Based Operating Systems - EW2024.pdf
 
Energy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxEnergy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptx
 
Cooling Tower SERD pH drop issue (11 April 2024) .pptx
Cooling Tower SERD pH drop issue (11 April 2024) .pptxCooling Tower SERD pH drop issue (11 April 2024) .pptx
Cooling Tower SERD pH drop issue (11 April 2024) .pptx
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event Scheduling
 

Latches and flip flop

  • 1. LATCHES AND FLIP FLOP DIGITAL LOGIC DESIGNS BY:Shuaib Hotak
  • 2. LOGICAL CIRCUITS:  Logical circuits are said to be constructed by the logical gates like (AND, OR ,NOT, NAND and NOR). These circuits operates on the logical inputs high (1) and low(0). Types: There are two types of logical circuits. 1. Combinational circuits. 2. Sequential circuits.
  • 3. Combinational circuits:  The logical gates (AND, OR, NOT, NAND and NOR) are the building blocks of the combinational circuits.  The outputs of the combinational circuits depends upon the present input of the circuit. Examples: the common example of the combinational circuit is the adders, subtractors, and multiplexers etc. means that the output of the half subtractor circuit will change, if the input of the circuit will change. its cleared that in the combinational circuits the output will depend upon the present input.
  • 4. Sequential circuits:  The latches and the flip flops are the building blocks of the sequential circuits.  The outputs of the circuit will depends upon the present inputs as well as on the sequence of the previous outputs of the circuits. Examples: the cross coupled inverters, the shift registers and the counters are the common examples. Cross coupled inverters:
  • 5. LATCH:  IMPORTANT POINT: • Latch is sequential circuit. • Latch is a type of temporary storage device. • Latch has the bistable stable (two stable) states. • There are two inputs and two outputs of the latch. • The outputs of the circuit are compliment of each other  Ǫ≠Ǭ  DEFINATION:  A cross coupled sequential circuit having bistable (set and reset) states; in which the output of the gate (1) is the input of the gate (2) and the output of the gate (2) is the input of the gate (1).
  • 7. SR LATCHES: IMPORTANT POINT :  The basic storage element.  There are two inputs R (RESET) and S (SET)  There are Two outputs Q and Q’  Where Q is never equal to Q’ and both are complement of each other.  The latch of NOR gate is also called the ACTIVE HIGH INPUT LATCH.  The latch of NAND gate is also called the ACTIVE LOW INPUT LATCH.  If Q=1 the condition is set  If Q=0 he condition is reset
  • 8. TRUTH TABLE: NOR GATE S R Q Q’ 0 0 MEMORY MEMORY 0 1 0 1 1 0 1 0 1 1 INVALID INVALID
  • 9. SR LATCH NAND GATE: CIRCUIT DIAGRAM: TRUTH TABLE: S R Q Q’ 0 0 INVALID INVALID 0 1 1 0 1 0 0 1 1 1 MEMORY MEMORY
  • 10. GATED SR LATCH NAND GATE: IMPORTANT POINTS:  It amplifies the SR latch output.  It works with the enable input.  We have enable signal in case of GATED SR latch and clock signal in case of SR latch. CIRCUIT DIAGRAM:
  • 11. TRUTH TABLE: GATED NAND LATCH INPUTS OUTPUTS S R EN Q+ Q+’ X X 0 Q Q’ 0 0 1 Q Q’ 0 1 1 0 1 1 0 1 1 0 1 1 1 INVALID INVALID
  • 12. D-LATCH: (NOR GATE)  IMPORTANT POINTS: • The D-latch stands for DATA LATCH. • The D-latch has one input but two outputs. • NOT gate is used in the D-latch. • D-latch removes the invalidity of the SR latch.  Means D-latch gives correct compliment inputs on the S=1 and R=1 in NOR GATE LATCH (Active high input latch).  And S=0 and R=0 in NAND GATE LATCH (Active low input latch). • If Ǫ=1 (high) then the latch is in the SET state. • If Ǫ=0 (low) then the latch is in the RESET state.
  • 13. CIRCUIT DIAGRAM AND SYMBOL: TRUTH TABLE:
  • 14. EXPLANATION:  There are two input cases (0 and 1) for the NOT gate as shown in the TRUTH TABLE of the NOT gate. Its means that there are two inputs high(0) and low(1) for D-latch as well.  we need to understand the behavior of the NOR gate.
  • 15. TRUTH TABLE: NOT GATE NOT GATE TRUTH TABLE:
  • 16. CLOCK PULSE:  a clock signal is a particular type of electrical signal that oscillates between a high(1) and a low(0) state.  Rise in the signal is high(0) and fall in the signal is the low(1).  The circuit will operates when the CLK signal has high(1) value. But it depends upon the design of the circuit.
  • 17.  The time period is the time from the low signal to the high signal.  And the frequency of the clock is the inverse of the time period.
  • 18. FLIP FLOP:  IMPORTANT POINTS: • The flip flops are sequential circuits. • Flip flop also stores memory. • Flip flop also has bistable (two stable) states. • The outputs are also compliment of each other.  Ǫ≠Ǭ • Flip flop maintain their states indefinitely until an input pulse called a (trigger) is received.  DEFINATION:  the flip flop is the bistable multivibrator, having and regenerative input feedback and used for storing the data in the form of bits.
  • 19. TYPES OF FLIP FLOPS FLIP FLOPS RS-FLIP FLOP JK-FLIP FLOP MASTER SLAVE D-FLIP FLOP
  • 20. SR Flip Flop NOR Gate Inputs= S (Set) R (Reset) Outputs= Q Q’ Q=Q’
  • 21. TRUTH TABLE:  Truth table for the NOR gate is;
  • 22. Clock SR Flip Flop NOR Gate Clock will always be 1. If it is 0 so it wont show any change.
  • 23. Clock SR Flip Flop NAND Gate
  • 25. JK Flip Flop: It is a modified form of SR Flip Flop used to over come the forbidden state (S=1,R=1) of SR. J K S R Q Q’ Result 1 0 1 0 1 0 Set 0 0 1 0 1 0 No chang e 0 1 0 1 0 1 Reset 1 1 Toggle TRUTH TABLE:
  • 26. MASTER SLAVE FLIP FLOP: It is the modified form of JK flip flop used to overcome the toggling
  • 27.  Gates are the building block of the latches.  Latches does not have clock signal.  It is a level triggered device.it means that the output of the present state and input of the next state depends on the level that is binary input 1 and 0.  Latches are the building block of the flip flops.  Flip flop has clock signal.  It is an edged triggered device.it means that the output and the next state input changes when there is a change in clock pulse. Whether it is a +VE or –VE clock pulse. DIFFERENCE BETWEEN LATCHES AND FLIP FLOP LATCH FLIP FLOP
  • 28. USES OF LATCHES AND FLIP FLOP:  Latches and flip flop are the circuits that store the information.  Latches and flip flop are the building blocks of the other complex sequential circuits like shift registers and the counters etc.  These are used in the computers to store the information like RAM and Registers.  They can also store one bit, and binary digit of data.