SlideShare a Scribd company logo
EL IDRISSI ZAKARIA GROUP: C2
DIGITAL ELECTRONICS
MR. FAQIR
JK FLIP-FLOPS
v OUTLINE
• JK flip-flops definition
• Outputs
• Inputs
• Mode of operation
• Some Applications of the “JK Flip-Flops” : - Data storage.
- Counter.
- Frequency division.
v WHAT IS A JK FLIP-FLOP ?
• A flip-flop is a circuit that has two stable states and can be used
to store state information.
• The flip-flop can be made to change state by signals applied to
one or more control inputs and will have one or two outputs.
v JK STRUCTURE
JK Has 5 inputs named:
J(set),K(reset), PR, CLR, and CLK
JK Has 2 outputs: Q and Q’
Set: when it stores a binary 1
Cleared (reset): when it stores a binary 0
PR = Preset
CLR = Clear
CLK = Clock
v OUTPUTS
The Q output is the primary
output. This means that the binary
bit stored in the flip-flop, 1 or 0, is
the same as Q.
The Q’ output is the
opposite binary bit value
that is stored in Q.
The PR and CLR inputs
always override the J,K
inputs.
v INPUTS: PR AND CLR
A low at the PR input sets Q = 1
A low at the CLR input sets Q = 0
v INPUTS : J AND K
— The logic states applied to the J and K inputs cause the flip-
flop to operate 4 different ways.
— The way the logic state is applied to J and K is called Mode
of Operation.
— The mode of operation refers to the condition of the flip-flop
as it prepares for the positive clock pulse.
v FOUR MODES OF OPERATION
J K Q Q’ Mode
0 0 Q Q’ Hold
1 0 1 0 Sets
0 1 0 1 Resets
1 1 Q’ Q Toggle
The 4 modes of operation are:
hold, set, reset, toggle
JK contains an internal
Active Low SR latch.
v ACTIVE LOW SR LATCH
S’ – “set” R’ – “reset” Q Q’
0 0 Invalid Invalid
0 1 1 0
1 0 0 1
1 1 Q Q’
Point to remember:
A ‘0’ at the set or the reset will
either set or reset the value of
Q.
v TRUTH TABLE FOR NAND
A B X
0 0 1
0 1 1
1 0 1
1 1 0
A B C X
0 0 0 1
0 0 1 1
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 0
2 Inputs: 3 Inputs:
v MODE OF OPERATION: HOLD
J K Q Q’ Orig. Q Orig. Q’
0 0 0 1 0 1
Hold: no change in Q.
v MODE OF OPERATION: SET
J K Q Q’ Orig. Q Orig. Q’
1 0 1 0 0 1
Set: Q = 1.
v MODE OF OPERATION: RESET
J K Q Q’ Orig. Q Orig. Q’
0 1 0 1 1 0
Reset: Q = 0.
v MODE OF OPERATION: TOGGLE
J K Q Q’ Orig. Q Orig. Q’
1 1 1 0 0 1
Toggle: Q = Q’.
v MODE OF OPERATION: TOGGLE AGAIN
J K Q Q’ Orig. Q Orig. Q’
1 1 0 1 1 0
Toggle: Q = Q’.
v MODE OVERVIEW: DURING A TIME PERIOD
v CHARACTERISTIC EQUATION
Q J K Q(t + 1)
0 0 0 0
0 0 1 0
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 0
1 1 0 1
1 1 1 0
Characteristic Equation:
Q(t+1) = J.Q’+ K’.Q
“ SUMMARY ”
J K Q Q’ Mode
0 0 Q Q’ Hold
1 0 1 0 Sets
0 1 0 1 Resets
1 1 Q’ Q Toggle
Characteristic Equation:
Q(t+1) = J.Q’+ K’.Q
Q is the primary output.
SR Latch:
A ‘0’ at the set or the
reset will either set or
reset the value of Q.
v FLIP FLOPS APPLICATIONS : DATA STORAGE
• A flip flop store one bit at a time in digital circuit. In
order to store more than one bit flip flop can be
connected in series and parallel called registers. A
register is simply a data storage device for a number of
bits in which each flip flop store one bit of information
(0 or 1). Thus a 4 bit register consists of 4 individual flip
flops, each able to store one bit of information at a
time.
• Figure 1 shows a 4 bit register. Any number from
(0000)2 to (1111)2 may be stored in it simply by setting
or resetting the appropriate flip flops. Let us suppose
that flip flop one is SET(1) , Flip flop 2 is RESET(0), flip
flop 3 is RESET(0) and flip flop 4 is SET(1), the binary
number stored in this register is (1001)2.
Figure 1: Bit Binary Register
v FLIP FLOPS APPLICATIONS : COUNTER
• Another major application of flip flops is a digital counter. It is used to count pulses or
events and it can be made by connecting a series of flip flops. Counter can count up to
2n. Where n is the number of flip flops. Figure 3 shows a simplest binary ripple counter
made by flip flops. It consists of connections of flip flop without any logic gate. Each
flip flop is triggered by the output of its proceeding flip flop.
• They are used in digital equipment's, clocks, frequency counters and computers etc.
Figure 3: Four stage Counter
v FLIP FLOPS APPLICATIONS : FREQUENCY DIVIDER
• Flip flops can divide the frequency of periodic waveform. When a pulse wave is used to toggle an
flip flop, the output frequency becomes one half the input frequency, as shown in Figure 4
• The output of each flip flop is half the frequency of an input. If the input frequency is 160 KHz
then output of each flip flop would be so after first flip flop, 40 after second flip flop and 20
after third flip flop.
• Suppose that the Input frequency 160 KHz :
Frequency of first flip flop 80 KHz
Frequency of 2nd flips flop 40 KHz
Frequency of 3rd flips flop 20 KHz
Figure 4: JK Flip Flop Used as A Frequency Division
v BIBLIOGRAPHY
• http://hyperphysics.phy-astr.gsu.edu/hbase/electronic/jkflipflop.html
• http://computer.howstuffworks.com/boolean5.htm
• http://www.youtube.com/watch?v=bN02shtPWuI

More Related Content

What's hot

D and T Flip Flop
D and T Flip FlopD and T Flip Flop
D and T Flip Flop
Dhrumil Panchal
 
Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
Shuaib Hotak
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
Siddhi Shrivas
 
Flip flops, counters & registers
Flip flops, counters & registersFlip flops, counters & registers
Flip flops, counters & registers
Dharit Unadkat
 
Shift Registers
Shift RegistersShift Registers
Shift Registers
Abhilash Nair
 
Registers
RegistersRegisters
Registers
Sanjeev Patel
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gates
Kaushal Shah
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
Satya P. Joshi
 
Jk flip flop
Jk flip flopJk flip flop
Jk flip flop
Priyank Soni
 
Multiplexer and DeMultiplexer
Multiplexer and DeMultiplexerMultiplexer and DeMultiplexer
Multiplexer and DeMultiplexer
Estiak Khan
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
Jayanshu Gundaniya
 
Synchronous Counter
Synchronous Counter Synchronous Counter
Synchronous Counter
Akhilesh Kushwaha
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
Unsa Shakir
 
Introduction to Counters
Introduction to CountersIntroduction to Counters
Introduction to Counters
ISMT College
 
Ic 555
Ic 555Ic 555
Flip flop
Flip flopFlip flop
Flip flop
Moni Adhikary
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
Dhwanil Champaneria
 
Sr Latch or Flip Flop
Sr Latch or Flip FlopSr Latch or Flip Flop
Sr Latch or Flip Flop
Muhammad Anas Mustafvi
 
Ring counter
Ring counterRing counter
Ring counter
Ghufran Hasan
 
Schmitt trigger circuit
Schmitt trigger circuitSchmitt trigger circuit
Schmitt trigger circuit
taranjeet10
 

What's hot (20)

D and T Flip Flop
D and T Flip FlopD and T Flip Flop
D and T Flip Flop
 
Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
 
Flip flops, counters & registers
Flip flops, counters & registersFlip flops, counters & registers
Flip flops, counters & registers
 
Shift Registers
Shift RegistersShift Registers
Shift Registers
 
Registers
RegistersRegisters
Registers
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gates
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Jk flip flop
Jk flip flopJk flip flop
Jk flip flop
 
Multiplexer and DeMultiplexer
Multiplexer and DeMultiplexerMultiplexer and DeMultiplexer
Multiplexer and DeMultiplexer
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Synchronous Counter
Synchronous Counter Synchronous Counter
Synchronous Counter
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
 
Introduction to Counters
Introduction to CountersIntroduction to Counters
Introduction to Counters
 
Ic 555
Ic 555Ic 555
Ic 555
 
Flip flop
Flip flopFlip flop
Flip flop
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
 
Sr Latch or Flip Flop
Sr Latch or Flip FlopSr Latch or Flip Flop
Sr Latch or Flip Flop
 
Ring counter
Ring counterRing counter
Ring counter
 
Schmitt trigger circuit
Schmitt trigger circuitSchmitt trigger circuit
Schmitt trigger circuit
 

Viewers also liked

Chapter 4 flip flop for students
Chapter 4 flip flop for studentsChapter 4 flip flop for students
Chapter 4 flip flop for studentsCT Sabariah Salihin
 
Latch and Flip flop
Latch and Flip flopLatch and Flip flop
Latch and Flip flop
Syed Masudur Rahim
 
aaالمملكة العربية السعودية
aaالمملكة العربية السعوديةaaالمملكة العربية السعودية
aaالمملكة العربية السعوديةabdullah259
 
BE PPT (FLIP FLOPS)
BE PPT (FLIP FLOPS)BE PPT (FLIP FLOPS)
BE PPT (FLIP FLOPS)
DHANESHRKNAIR01
 
Flip flop conversions
Flip flop conversionsFlip flop conversions
Flip flop conversions
uma jangaman
 
Conversion of flip flop
Conversion of flip flopConversion of flip flop
Conversion of flip flop
vishalgohel12195
 
White Box Testing V0.2
White Box Testing V0.2White Box Testing V0.2
White Box Testing V0.2
Nivetha Padmanaban
 
Ds flip flop
Ds flip flopDs flip flop
Ds flip flop
Khairul Azhar
 
Flipflops JK T SR D All FlipFlop Slides
Flipflops JK T SR D All FlipFlop SlidesFlipflops JK T SR D All FlipFlop Slides
Flipflops JK T SR D All FlipFlop Slides
Sid Rehmani
 
Sequential Circuits - Flip Flops (Part 2)
Sequential Circuits - Flip Flops (Part 2)Sequential Circuits - Flip Flops (Part 2)
Sequential Circuits - Flip Flops (Part 2)
Abhilash Nair
 
Ee2 chapter12 flip_flop
Ee2 chapter12 flip_flopEe2 chapter12 flip_flop
Ee2 chapter12 flip_flopCK Yang
 
Flip flop’s state tables & diagrams
Flip flop’s state tables & diagramsFlip flop’s state tables & diagrams
Flip flop’s state tables & diagramsSunny Khatana
 
2.3 sequantial logic circuit
2.3 sequantial logic circuit2.3 sequantial logic circuit
2.3 sequantial logic circuitWan Afirah
 
Diferentes tipos de flip flops (jk, sr, d, t) sus tablas de verdad,
Diferentes tipos de flip flops (jk, sr, d, t) sus tablas de verdad,Diferentes tipos de flip flops (jk, sr, d, t) sus tablas de verdad,
Diferentes tipos de flip flops (jk, sr, d, t) sus tablas de verdad,
Miguel Brunings
 
Air pollution
Air pollutionAir pollution
Air pollution
Bibhabasu Mohanty
 

Viewers also liked (20)

Travis jf flip flops
Travis jf flip flopsTravis jf flip flops
Travis jf flip flops
 
Chapter 4 flip flop for students
Chapter 4 flip flop for studentsChapter 4 flip flop for students
Chapter 4 flip flop for students
 
Latch and Flip flop
Latch and Flip flopLatch and Flip flop
Latch and Flip flop
 
aaالمملكة العربية السعودية
aaالمملكة العربية السعوديةaaالمملكة العربية السعودية
aaالمملكة العربية السعودية
 
BE PPT (FLIP FLOPS)
BE PPT (FLIP FLOPS)BE PPT (FLIP FLOPS)
BE PPT (FLIP FLOPS)
 
Flip flop conversions
Flip flop conversionsFlip flop conversions
Flip flop conversions
 
Conversion of flip flop
Conversion of flip flopConversion of flip flop
Conversion of flip flop
 
White Box Testing V0.2
White Box Testing V0.2White Box Testing V0.2
White Box Testing V0.2
 
Ds flip flop
Ds flip flopDs flip flop
Ds flip flop
 
Flipflops JK T SR D All FlipFlop Slides
Flipflops JK T SR D All FlipFlop SlidesFlipflops JK T SR D All FlipFlop Slides
Flipflops JK T SR D All FlipFlop Slides
 
Sequential Circuits - Flip Flops (Part 2)
Sequential Circuits - Flip Flops (Part 2)Sequential Circuits - Flip Flops (Part 2)
Sequential Circuits - Flip Flops (Part 2)
 
Air Pollution Causes and Effects
Air Pollution Causes and Effects Air Pollution Causes and Effects
Air Pollution Causes and Effects
 
Ee2 chapter12 flip_flop
Ee2 chapter12 flip_flopEe2 chapter12 flip_flop
Ee2 chapter12 flip_flop
 
Flip flop’s state tables & diagrams
Flip flop’s state tables & diagramsFlip flop’s state tables & diagrams
Flip flop’s state tables & diagrams
 
White Box Testing
White Box TestingWhite Box Testing
White Box Testing
 
2.3 sequantial logic circuit
2.3 sequantial logic circuit2.3 sequantial logic circuit
2.3 sequantial logic circuit
 
Diferentes tipos de flip flops (jk, sr, d, t) sus tablas de verdad,
Diferentes tipos de flip flops (jk, sr, d, t) sus tablas de verdad,Diferentes tipos de flip flops (jk, sr, d, t) sus tablas de verdad,
Diferentes tipos de flip flops (jk, sr, d, t) sus tablas de verdad,
 
Air Pollution
Air PollutionAir Pollution
Air Pollution
 
Air pollution
Air pollutionAir pollution
Air pollution
 
Air pollution
Air pollutionAir pollution
Air pollution
 

Similar to JK flip flops

14827 unit 4_clocked_flip_flops
14827 unit 4_clocked_flip_flops14827 unit 4_clocked_flip_flops
14827 unit 4_clocked_flip_flops
Sandeep Kumar
 
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptxSEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
ThanmayiKumar
 
15CS32 ADE Module 4
15CS32 ADE Module 415CS32 ADE Module 4
15CS32 ADE Module 4
RLJIT
 
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
UtsavDas21
 
Chapter 3
Chapter 3Chapter 3
Chapter 3
EasyStudy3
 
Sequential logic circuits flip-flop pt 1
Sequential logic circuits   flip-flop pt 1Sequential logic circuits   flip-flop pt 1
Sequential logic circuits flip-flop pt 1
Sarah Sue Calbio
 
Flipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflopsFlipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflops
student
 
Chapter 6: Sequential Logic
Chapter 6: Sequential LogicChapter 6: Sequential Logic
Chapter 6: Sequential Logic
Er. Nawaraj Bhandari
 
BEEE FLIP FLOP & REGISTERS
BEEE FLIP FLOP & REGISTERSBEEE FLIP FLOP & REGISTERS
BEEE FLIP FLOP & REGISTERS
VinithShenoy
 
5.8 Integrated circuits
5.8 Integrated circuits5.8 Integrated circuits
5.8 Integrated circuitslpapadop
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
DrSonali Vyas
 
Flip flops
Flip flopsFlip flops
Flip flops
Shashi Lata
 
Sequential circuit
Sequential circuitSequential circuit
Sequential circuit
Brenda Debra
 
Memory elements
Memory elementsMemory elements
Memory elements
chandkec
 
Flip flop
Flip flopFlip flop
555 timer vibrators
555 timer vibrators555 timer vibrators
555 timer vibrators
AhmedHassan1656
 
Digital Fundamental Material for the student
Digital Fundamental Material for the studentDigital Fundamental Material for the student
Digital Fundamental Material for the student
jainyshah20
 
Flip flops
Flip flopsFlip flops
Flip flops
Dalwin INDIA
 
unit 5.pptx
unit 5.pptxunit 5.pptx
unit 5.pptx
ssuser022fec
 
Latch and Flipflop.pptx
Latch and Flipflop.pptxLatch and Flipflop.pptx
Latch and Flipflop.pptx
ramkumarraja7
 

Similar to JK flip flops (20)

14827 unit 4_clocked_flip_flops
14827 unit 4_clocked_flip_flops14827 unit 4_clocked_flip_flops
14827 unit 4_clocked_flip_flops
 
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptxSEQUENTIAL CIRCUITS -Module 5 (1).pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
 
15CS32 ADE Module 4
15CS32 ADE Module 415CS32 ADE Module 4
15CS32 ADE Module 4
 
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
 
Chapter 3
Chapter 3Chapter 3
Chapter 3
 
Sequential logic circuits flip-flop pt 1
Sequential logic circuits   flip-flop pt 1Sequential logic circuits   flip-flop pt 1
Sequential logic circuits flip-flop pt 1
 
Flipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflopsFlipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflops
 
Chapter 6: Sequential Logic
Chapter 6: Sequential LogicChapter 6: Sequential Logic
Chapter 6: Sequential Logic
 
BEEE FLIP FLOP & REGISTERS
BEEE FLIP FLOP & REGISTERSBEEE FLIP FLOP & REGISTERS
BEEE FLIP FLOP & REGISTERS
 
5.8 Integrated circuits
5.8 Integrated circuits5.8 Integrated circuits
5.8 Integrated circuits
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
 
Flip flops
Flip flopsFlip flops
Flip flops
 
Sequential circuit
Sequential circuitSequential circuit
Sequential circuit
 
Memory elements
Memory elementsMemory elements
Memory elements
 
Flip flop
Flip flopFlip flop
Flip flop
 
555 timer vibrators
555 timer vibrators555 timer vibrators
555 timer vibrators
 
Digital Fundamental Material for the student
Digital Fundamental Material for the studentDigital Fundamental Material for the student
Digital Fundamental Material for the student
 
Flip flops
Flip flopsFlip flops
Flip flops
 
unit 5.pptx
unit 5.pptxunit 5.pptx
unit 5.pptx
 
Latch and Flipflop.pptx
Latch and Flipflop.pptxLatch and Flipflop.pptx
Latch and Flipflop.pptx
 

Recently uploaded

Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
fxintegritypublishin
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
Jayaprasanna4
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
ShahidSultan24
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
Jayaprasanna4
 
Vaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdfVaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdf
Kamal Acharya
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
Intella Parts
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
Pipe Restoration Solutions
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
bakpo1
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 

Recently uploaded (20)

Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
 
Vaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdfVaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdf
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 

JK flip flops

  • 1. EL IDRISSI ZAKARIA GROUP: C2 DIGITAL ELECTRONICS MR. FAQIR JK FLIP-FLOPS
  • 2. v OUTLINE • JK flip-flops definition • Outputs • Inputs • Mode of operation • Some Applications of the “JK Flip-Flops” : - Data storage. - Counter. - Frequency division.
  • 3. v WHAT IS A JK FLIP-FLOP ? • A flip-flop is a circuit that has two stable states and can be used to store state information. • The flip-flop can be made to change state by signals applied to one or more control inputs and will have one or two outputs.
  • 4. v JK STRUCTURE JK Has 5 inputs named: J(set),K(reset), PR, CLR, and CLK JK Has 2 outputs: Q and Q’ Set: when it stores a binary 1 Cleared (reset): when it stores a binary 0 PR = Preset CLR = Clear CLK = Clock
  • 5. v OUTPUTS The Q output is the primary output. This means that the binary bit stored in the flip-flop, 1 or 0, is the same as Q. The Q’ output is the opposite binary bit value that is stored in Q. The PR and CLR inputs always override the J,K inputs.
  • 6. v INPUTS: PR AND CLR A low at the PR input sets Q = 1 A low at the CLR input sets Q = 0
  • 7. v INPUTS : J AND K — The logic states applied to the J and K inputs cause the flip- flop to operate 4 different ways. — The way the logic state is applied to J and K is called Mode of Operation. — The mode of operation refers to the condition of the flip-flop as it prepares for the positive clock pulse.
  • 8. v FOUR MODES OF OPERATION J K Q Q’ Mode 0 0 Q Q’ Hold 1 0 1 0 Sets 0 1 0 1 Resets 1 1 Q’ Q Toggle The 4 modes of operation are: hold, set, reset, toggle JK contains an internal Active Low SR latch.
  • 9. v ACTIVE LOW SR LATCH S’ – “set” R’ – “reset” Q Q’ 0 0 Invalid Invalid 0 1 1 0 1 0 0 1 1 1 Q Q’ Point to remember: A ‘0’ at the set or the reset will either set or reset the value of Q.
  • 10. v TRUTH TABLE FOR NAND A B X 0 0 1 0 1 1 1 0 1 1 1 0 A B C X 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 0 2 Inputs: 3 Inputs:
  • 11. v MODE OF OPERATION: HOLD J K Q Q’ Orig. Q Orig. Q’ 0 0 0 1 0 1 Hold: no change in Q.
  • 12. v MODE OF OPERATION: SET J K Q Q’ Orig. Q Orig. Q’ 1 0 1 0 0 1 Set: Q = 1.
  • 13. v MODE OF OPERATION: RESET J K Q Q’ Orig. Q Orig. Q’ 0 1 0 1 1 0 Reset: Q = 0.
  • 14. v MODE OF OPERATION: TOGGLE J K Q Q’ Orig. Q Orig. Q’ 1 1 1 0 0 1 Toggle: Q = Q’.
  • 15. v MODE OF OPERATION: TOGGLE AGAIN J K Q Q’ Orig. Q Orig. Q’ 1 1 0 1 1 0 Toggle: Q = Q’.
  • 16. v MODE OVERVIEW: DURING A TIME PERIOD
  • 17. v CHARACTERISTIC EQUATION Q J K Q(t + 1) 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 0 Characteristic Equation: Q(t+1) = J.Q’+ K’.Q
  • 18. “ SUMMARY ” J K Q Q’ Mode 0 0 Q Q’ Hold 1 0 1 0 Sets 0 1 0 1 Resets 1 1 Q’ Q Toggle Characteristic Equation: Q(t+1) = J.Q’+ K’.Q Q is the primary output. SR Latch: A ‘0’ at the set or the reset will either set or reset the value of Q.
  • 19. v FLIP FLOPS APPLICATIONS : DATA STORAGE • A flip flop store one bit at a time in digital circuit. In order to store more than one bit flip flop can be connected in series and parallel called registers. A register is simply a data storage device for a number of bits in which each flip flop store one bit of information (0 or 1). Thus a 4 bit register consists of 4 individual flip flops, each able to store one bit of information at a time. • Figure 1 shows a 4 bit register. Any number from (0000)2 to (1111)2 may be stored in it simply by setting or resetting the appropriate flip flops. Let us suppose that flip flop one is SET(1) , Flip flop 2 is RESET(0), flip flop 3 is RESET(0) and flip flop 4 is SET(1), the binary number stored in this register is (1001)2. Figure 1: Bit Binary Register
  • 20. v FLIP FLOPS APPLICATIONS : COUNTER • Another major application of flip flops is a digital counter. It is used to count pulses or events and it can be made by connecting a series of flip flops. Counter can count up to 2n. Where n is the number of flip flops. Figure 3 shows a simplest binary ripple counter made by flip flops. It consists of connections of flip flop without any logic gate. Each flip flop is triggered by the output of its proceeding flip flop. • They are used in digital equipment's, clocks, frequency counters and computers etc. Figure 3: Four stage Counter
  • 21. v FLIP FLOPS APPLICATIONS : FREQUENCY DIVIDER • Flip flops can divide the frequency of periodic waveform. When a pulse wave is used to toggle an flip flop, the output frequency becomes one half the input frequency, as shown in Figure 4 • The output of each flip flop is half the frequency of an input. If the input frequency is 160 KHz then output of each flip flop would be so after first flip flop, 40 after second flip flop and 20 after third flip flop. • Suppose that the Input frequency 160 KHz : Frequency of first flip flop 80 KHz Frequency of 2nd flips flop 40 KHz Frequency of 3rd flips flop 20 KHz Figure 4: JK Flip Flop Used as A Frequency Division
  • 22. v BIBLIOGRAPHY • http://hyperphysics.phy-astr.gsu.edu/hbase/electronic/jkflipflop.html • http://computer.howstuffworks.com/boolean5.htm • http://www.youtube.com/watch?v=bN02shtPWuI