Plc programming languages
•
2 likes•96 views
This document discusses programming languages for programmable logic controllers (PLCs) according to industry standards. It outlines 5 standard PLC programming languages: ladder diagram, function block diagram, sequential function charts, instruction list, and structured text. The document then focuses on ladder diagrams, explaining that rungs represent horizontal connections, rails represent vertical connections, contacts represent inputs, and coils represent outputs in ladder logic. It also covers normally open and normally closed contacts and provides ladder logic diagrams for 7 common logic gates: OR, AND, NOT, NAND, NOR, and XOR gates.
Report
Share
Report
Share
Download to read offline
Recommended
Level of abstraction
VHDL can describe hardware at different levels of abstraction including the algorithm level, register transfer level (RTL), and gate level. The algorithm level uses functions and tasks without a clock. The RTL level uses an explicit clock to schedule operations across clock cycles. The gate level instantiates technology-specific gates and registers with delay information.
Pll ieee Format
This document discusses phase locked loops (PLLs). It provides an overview of analog and digital PLLs. Analog PLLs have four main components: a phase detector, low pass filter, voltage controlled oscillator (VCO), and feedback path. Digital PLLs have three main components: a phase error detector, digital filter, and digitally controlled oscillator (DCO). The document also describes the three stages of PLL operation: free running, capture, and phase locked. PLLs are important for applications such as frequency synthesis, carrier synchronization, and demodulation in communication systems.
branch ins 8051
The document discusses different types of branching instructions in the 8051 microcontroller including calls, jumps, returns and conditional jumps. It provides details on absolute calls, long calls, returns, short jumps, long jumps, absolute jumps, indirect jumps and conditional jumps. It also discusses NOP instructions.
Basics of digital verilog design(alok singh kanpur)
IT IS ABOUT BEHAVIORAL LEVEL, DATA FLOW MODELLING,GATE LEVEL .
DIFFERENCE BETWEEN VERILOG AND VHDL.
ABSTRACTION
Eee iv-microcontrollers [10 es42]-assignment
This document contains assignment questions for several units of a course on the 8051 microcontroller. It includes questions about RISC and CISC architectures, Harvard and Princeton architectures, features of the 8051 including its oscillator circuit and timing diagram, addressing modes, instructions, register bank, bitwise logical operations, timers/counters, serial communication, interrupts, interfacing with displays, DAC, ADC, and the 8255 peripheral interface adapter. The questions cover topics ranging from basic microcontroller concepts to programming and interfacing the 8051 chip.
Open Flow Tutorial Series - Set 1
This document provides an overview of OpenFlow, a protocol that separates the control plane and data plane in network switches. It describes how OpenFlow allows the control plane software (controller) to control how packets are forwarded by programming the data plane (OpenFlow switch). Key advantages are that OpenFlow makes networks programmable rather than just configurable, and allows switching to be based on traffic type rather than just IP/MAC addresses. It explains the main components of an OpenFlow switch, including flow tables for matching packets and group tables for multi-destination forwarding.
Fpga implementation of power efficient all digital phase locked loop
The document summarizes a study on implementing an all-digital phase locked loop (ADPLL) in an FPGA. It describes the components of the original ADPLL design including a phase frequency detector, time to digital converter, decoder, digitally controlled oscillator, and frequency divider. It then presents a modified ADPLL design that replaces the frequency divider with a sigma delta modulator and modifies the digitally controlled oscillator for lower power. Simulation results show the modified ADPLL achieves power reduction of 0.001W compared to the original design while maintaining functionality when used with a frequency multiplier circuit.
How does the ue know when an eNB is talking to it
An overview of how a UE determines when an eNB is sending signaling or data traffic to it. For FDD LTE.
Recommended
Level of abstraction
VHDL can describe hardware at different levels of abstraction including the algorithm level, register transfer level (RTL), and gate level. The algorithm level uses functions and tasks without a clock. The RTL level uses an explicit clock to schedule operations across clock cycles. The gate level instantiates technology-specific gates and registers with delay information.
Pll ieee Format
This document discusses phase locked loops (PLLs). It provides an overview of analog and digital PLLs. Analog PLLs have four main components: a phase detector, low pass filter, voltage controlled oscillator (VCO), and feedback path. Digital PLLs have three main components: a phase error detector, digital filter, and digitally controlled oscillator (DCO). The document also describes the three stages of PLL operation: free running, capture, and phase locked. PLLs are important for applications such as frequency synthesis, carrier synchronization, and demodulation in communication systems.
branch ins 8051
The document discusses different types of branching instructions in the 8051 microcontroller including calls, jumps, returns and conditional jumps. It provides details on absolute calls, long calls, returns, short jumps, long jumps, absolute jumps, indirect jumps and conditional jumps. It also discusses NOP instructions.
Basics of digital verilog design(alok singh kanpur)
IT IS ABOUT BEHAVIORAL LEVEL, DATA FLOW MODELLING,GATE LEVEL .
DIFFERENCE BETWEEN VERILOG AND VHDL.
ABSTRACTION
Eee iv-microcontrollers [10 es42]-assignment
This document contains assignment questions for several units of a course on the 8051 microcontroller. It includes questions about RISC and CISC architectures, Harvard and Princeton architectures, features of the 8051 including its oscillator circuit and timing diagram, addressing modes, instructions, register bank, bitwise logical operations, timers/counters, serial communication, interrupts, interfacing with displays, DAC, ADC, and the 8255 peripheral interface adapter. The questions cover topics ranging from basic microcontroller concepts to programming and interfacing the 8051 chip.
Open Flow Tutorial Series - Set 1
This document provides an overview of OpenFlow, a protocol that separates the control plane and data plane in network switches. It describes how OpenFlow allows the control plane software (controller) to control how packets are forwarded by programming the data plane (OpenFlow switch). Key advantages are that OpenFlow makes networks programmable rather than just configurable, and allows switching to be based on traffic type rather than just IP/MAC addresses. It explains the main components of an OpenFlow switch, including flow tables for matching packets and group tables for multi-destination forwarding.
Fpga implementation of power efficient all digital phase locked loop
The document summarizes a study on implementing an all-digital phase locked loop (ADPLL) in an FPGA. It describes the components of the original ADPLL design including a phase frequency detector, time to digital converter, decoder, digitally controlled oscillator, and frequency divider. It then presents a modified ADPLL design that replaces the frequency divider with a sigma delta modulator and modifies the digitally controlled oscillator for lower power. Simulation results show the modified ADPLL achieves power reduction of 0.001W compared to the original design while maintaining functionality when used with a frequency multiplier circuit.
How does the ue know when an eNB is talking to it
An overview of how a UE determines when an eNB is sending signaling or data traffic to it. For FDD LTE.
8085 addressing modes
The document discusses the addressing modes used by the Intel 8085 microprocessor. It explains that an instruction specifies an operation along with the source and destination addresses. The Intel 8085 supports 5 addressing modes: direct, register, register indirect, immediate, and implicit. Each mode is defined by how the source or destination operand address is specified in the instruction.
SDN - OpenFlow protocol
The document is a scientific composition about the
system architecture of OpenFlow and describes their principles of data handling, the types of messages and operations on the network.
Instruction Set of 8051 Microcontroller
Arithmetic instructions of 8051 Microcontroller performs arithmetic operations like addition, subtraction, multiplication, and division.
Verilog HDL
This document provides an introduction to Verilog HDL including:
- An overview of Verilog keywords, data types, abstraction levels, and design methodology.
- Details on the history of Verilog including its development over time and transitions to newer standards.
- Explanations of key Verilog concepts like modules, ports, instantiation, stimuli, and lexical conventions.
Modules are the basic building blocks, ports define module interfaces, and instantiation replicates modules. Stimuli provide test inputs and lexical conventions cover syntax rules.
8051interfacing 190425062221
This document provides an overview of interfacing various devices with the 8051 microcontroller, including LCDs, LEDs, 7-segment displays, ADCs, DACs, temperature sensors, stepper motors, keyboards, and more. It includes diagrams of pin connections and code examples. The document was prepared by Ms. K. D. Patil and covers topics related to processor architecture and interfacing for a class.
Intel 8051 Programming in C
This presentation gives the details about the data types available in Embedded C. It also discusses the pros and cons of writing codes in C for 8051. Different example codes are considered.
Verilog
This document provides an overview of Verilog, including:
- Verilog is a hardware description language used to model and simulate digital circuits.
- It allows designing at different levels of abstraction from transistor to system level.
- The design process involves defining specifications, simulating designs, and redesigning until the design is correct.
- Verilog has constructs for modeling delays and parallel execution unlike programs that execute serially.
- Examples of Verilog code are provided to model a multiplexer and half adder circuit.
Logic Synthesis
Logic synthesis is the process of converting a high-level design description into an optimized gate-level representation using a standard cell library and design constraints. The process involves translating the RTL description into an unoptimized internal representation, optimizing the logic, technology mapping, and producing an optimized gate-level netlist. An example logic synthesis flow is described for a 4-bit magnitude comparator design from RTL to optimized gates.
Vhdl code and project report of arithmetic and logic unit
The main objective of project is to design and verify different operations of Arithmetic and Logical Unit (ALU). We have designed an 8 bit ALU which accepts two 8 bits numbers and the code corresponding to the operation which it has to perform from the user. The ALU performs the desired operation and generates the result accordingly. The different operations that we dealt with, are arithmetical, logical and relational. Arithmetic operations include arithmetic addition, subtraction, multiplication and division. Logical operations include AND, OR, NAND, XOR, NOT and NOR. These take two binary inputs and result in output logically operated. The operations like the greater than, less than, equal to, exponential etc are also included. To implement ALU, the coding was written in VHDL . The waveforms were obtained successfully. After the coding was done, the synthesis of the code was performed using Xilinx-ISE. Synthesis translates VHDL code into netlist (a textual description). Thereafter, the simulation was done to verify the synthesized code.
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
The main objective of this project was to design and verify different operations of Arithmetic and Logical Unit (ALU). To implement ALU, the coding was written in VHDL (VHSIC Hardware Description Language) and verified in ModelSim. The device was configured and using FPGA (Field-programmable gate array) verification, debugging was done.
Transcription Errors in Context of Intent Detection and Slot Filling
Reducing impact of ASR transcription errors during intent detection and slot filling by robust training of the NLU component.
5 addressing modes
This document discusses various addressing modes of the 8051 microcontroller including immediate, register, direct, register indirect, indexed, and their applications. It provides examples of using different addressing modes to access memory locations and special function registers. Register indirect addressing mode allows dynamic access of memory using pointer registers R0 and R1 while indexed addressing is used to access on-chip ROM by combining the contents of register A with the 16-bit data pointer register DPTR.
6 arithmetic logic inst and prog
1) The document discusses arithmetic instructions for the 8051 microcontroller, including addition, subtraction, multiplication, and division.
2) It provides examples of adding signed and unsigned numbers, as well as performing binary-coded decimal arithmetic. Special instructions like DA are used to handle carries for BCD.
3) Applications described include converting hexadecimal values from an input port to decimal numbers by repeated division, and representing signed 8-bit two's complement numbers.
vhdl
VHDL is a hardware description language used to design digital systems. It allows systems to be modeled at different levels of abstraction like behavioral and structural. The behavioral model describes a system's behavior as inputs and outputs, while the structural model shows how system components are interconnected. VHDL uses entities to define a system's ports and architectures to describe its structure or behavior. Examples show implementing a half adder using behavioral and structural modeling in VHDL.
Introduction to iec 61131 3
Introduction to the IEC-61131-3 includes the Honeywell PLCs five programming languages. This presentation includes one useful language i.e. LADDER DIAGRAM.
8051 instruction set
The document describes the instruction set of the 8051 microprocessor. It is divided into 5 groups: arithmetic, logic, data transfer, boolean, and branching instructions. The arithmetic instructions include ADD, ADDC, DA for decimal adjust, and INC/DEC. Logic instructions include ANL, ORL, and SWAP. Data transfer instructions move data between registers and memory. Boolean instructions manipulate individual bits. Branching instructions include conditional jumps, calls, and returns.
mup
The document describes different types of instructions for the 8051 microcontroller including:
1. Data transfer instructions like MOV to move data between registers and memory locations. It also describes stack instructions like PUSH and POP.
2. Immediate mode instructions specify data using a value like MOV A,#0 to move the value 0 to the accumulator register.
3. Register addressing uses source or destination CPU registers like MOV R0,A to move the accumulator to register R0.
4. Direct mode specifies data using an 8-bit address in memory from 30h to 7Fh like MOV a,70h to copy memory at 70h to register a.
5.
Programming FPGA in electronic systems
The document discusses programming FPGAs compared to microprocessors. It describes the FPGA design process including simulation with test benches, synthesis to convert code to a netlist, placement and routing of components, and in-system programming to update the FPGA design. The key differences between FPGAs and microprocessors are that FPGAs do not have fixed logic and their design is compiled to a configurable logic array rather than an executable program. Debugging FPGAs relies more on simulation of interactions with the external environment using test benches.
Programmable Logic Array(PLA), digital circuits
this assignmwnt states difference between combinational and sequential circuits, explain PLA and compare it with ROM
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
The Multiple valued logic(MVL) has increased attention in the last decades because of the possibility to represent the information with more than two discrete levels.Advancing from two-valued to four-valued logic provides a progressive approach. In new technologies, the most delay and power occurs in the connections between gates. When designing a function using MVL, we need fewer gates,which implies less number of connections, then less delay. In the existing system, the 4:1 multiplexer is designed using the MVL logic and various paramaters are analysed. In the proposed system, the idea of designing a Barrel shifter using the multiple valued logic and the parameters are all analyzed. All these designs are verified using Modelsim simulator.
PLC Programming Languages
An introduction to PLC languages - Instruction Language (IL) , Functional Block Diagram (FBD) , Ladder Logic Diagram (LD) and Sequential Function Chart (SFC).
(Download and open with Adobe Reader to see animations)
PLC Programming Introduction
This document provides an introduction to PLC programming and ladder logic. It discusses the most common programming languages for PLCs, with ladder logic being the dominant method as it was developed to mimic relay logic. Ladder logic uses graphic symbols of rungs and contacts to represent circuit diagrams. The document also briefly outlines other programming methods for PLCs such as sequential function charts, structured text, and function block diagrams.
More Related Content
What's hot
8085 addressing modes
The document discusses the addressing modes used by the Intel 8085 microprocessor. It explains that an instruction specifies an operation along with the source and destination addresses. The Intel 8085 supports 5 addressing modes: direct, register, register indirect, immediate, and implicit. Each mode is defined by how the source or destination operand address is specified in the instruction.
SDN - OpenFlow protocol
The document is a scientific composition about the
system architecture of OpenFlow and describes their principles of data handling, the types of messages and operations on the network.
Instruction Set of 8051 Microcontroller
Arithmetic instructions of 8051 Microcontroller performs arithmetic operations like addition, subtraction, multiplication, and division.
Verilog HDL
This document provides an introduction to Verilog HDL including:
- An overview of Verilog keywords, data types, abstraction levels, and design methodology.
- Details on the history of Verilog including its development over time and transitions to newer standards.
- Explanations of key Verilog concepts like modules, ports, instantiation, stimuli, and lexical conventions.
Modules are the basic building blocks, ports define module interfaces, and instantiation replicates modules. Stimuli provide test inputs and lexical conventions cover syntax rules.
8051interfacing 190425062221
This document provides an overview of interfacing various devices with the 8051 microcontroller, including LCDs, LEDs, 7-segment displays, ADCs, DACs, temperature sensors, stepper motors, keyboards, and more. It includes diagrams of pin connections and code examples. The document was prepared by Ms. K. D. Patil and covers topics related to processor architecture and interfacing for a class.
Intel 8051 Programming in C
This presentation gives the details about the data types available in Embedded C. It also discusses the pros and cons of writing codes in C for 8051. Different example codes are considered.
Verilog
This document provides an overview of Verilog, including:
- Verilog is a hardware description language used to model and simulate digital circuits.
- It allows designing at different levels of abstraction from transistor to system level.
- The design process involves defining specifications, simulating designs, and redesigning until the design is correct.
- Verilog has constructs for modeling delays and parallel execution unlike programs that execute serially.
- Examples of Verilog code are provided to model a multiplexer and half adder circuit.
Logic Synthesis
Logic synthesis is the process of converting a high-level design description into an optimized gate-level representation using a standard cell library and design constraints. The process involves translating the RTL description into an unoptimized internal representation, optimizing the logic, technology mapping, and producing an optimized gate-level netlist. An example logic synthesis flow is described for a 4-bit magnitude comparator design from RTL to optimized gates.
Vhdl code and project report of arithmetic and logic unit
The main objective of project is to design and verify different operations of Arithmetic and Logical Unit (ALU). We have designed an 8 bit ALU which accepts two 8 bits numbers and the code corresponding to the operation which it has to perform from the user. The ALU performs the desired operation and generates the result accordingly. The different operations that we dealt with, are arithmetical, logical and relational. Arithmetic operations include arithmetic addition, subtraction, multiplication and division. Logical operations include AND, OR, NAND, XOR, NOT and NOR. These take two binary inputs and result in output logically operated. The operations like the greater than, less than, equal to, exponential etc are also included. To implement ALU, the coding was written in VHDL . The waveforms were obtained successfully. After the coding was done, the synthesis of the code was performed using Xilinx-ISE. Synthesis translates VHDL code into netlist (a textual description). Thereafter, the simulation was done to verify the synthesized code.
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
The main objective of this project was to design and verify different operations of Arithmetic and Logical Unit (ALU). To implement ALU, the coding was written in VHDL (VHSIC Hardware Description Language) and verified in ModelSim. The device was configured and using FPGA (Field-programmable gate array) verification, debugging was done.
Transcription Errors in Context of Intent Detection and Slot Filling
Reducing impact of ASR transcription errors during intent detection and slot filling by robust training of the NLU component.
5 addressing modes
This document discusses various addressing modes of the 8051 microcontroller including immediate, register, direct, register indirect, indexed, and their applications. It provides examples of using different addressing modes to access memory locations and special function registers. Register indirect addressing mode allows dynamic access of memory using pointer registers R0 and R1 while indexed addressing is used to access on-chip ROM by combining the contents of register A with the 16-bit data pointer register DPTR.
6 arithmetic logic inst and prog
1) The document discusses arithmetic instructions for the 8051 microcontroller, including addition, subtraction, multiplication, and division.
2) It provides examples of adding signed and unsigned numbers, as well as performing binary-coded decimal arithmetic. Special instructions like DA are used to handle carries for BCD.
3) Applications described include converting hexadecimal values from an input port to decimal numbers by repeated division, and representing signed 8-bit two's complement numbers.
vhdl
VHDL is a hardware description language used to design digital systems. It allows systems to be modeled at different levels of abstraction like behavioral and structural. The behavioral model describes a system's behavior as inputs and outputs, while the structural model shows how system components are interconnected. VHDL uses entities to define a system's ports and architectures to describe its structure or behavior. Examples show implementing a half adder using behavioral and structural modeling in VHDL.
Introduction to iec 61131 3
Introduction to the IEC-61131-3 includes the Honeywell PLCs five programming languages. This presentation includes one useful language i.e. LADDER DIAGRAM.
8051 instruction set
The document describes the instruction set of the 8051 microprocessor. It is divided into 5 groups: arithmetic, logic, data transfer, boolean, and branching instructions. The arithmetic instructions include ADD, ADDC, DA for decimal adjust, and INC/DEC. Logic instructions include ANL, ORL, and SWAP. Data transfer instructions move data between registers and memory. Boolean instructions manipulate individual bits. Branching instructions include conditional jumps, calls, and returns.
mup
The document describes different types of instructions for the 8051 microcontroller including:
1. Data transfer instructions like MOV to move data between registers and memory locations. It also describes stack instructions like PUSH and POP.
2. Immediate mode instructions specify data using a value like MOV A,#0 to move the value 0 to the accumulator register.
3. Register addressing uses source or destination CPU registers like MOV R0,A to move the accumulator to register R0.
4. Direct mode specifies data using an 8-bit address in memory from 30h to 7Fh like MOV a,70h to copy memory at 70h to register a.
5.
Programming FPGA in electronic systems
The document discusses programming FPGAs compared to microprocessors. It describes the FPGA design process including simulation with test benches, synthesis to convert code to a netlist, placement and routing of components, and in-system programming to update the FPGA design. The key differences between FPGAs and microprocessors are that FPGAs do not have fixed logic and their design is compiled to a configurable logic array rather than an executable program. Debugging FPGAs relies more on simulation of interactions with the external environment using test benches.
Programmable Logic Array(PLA), digital circuits
this assignmwnt states difference between combinational and sequential circuits, explain PLA and compare it with ROM
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
The Multiple valued logic(MVL) has increased attention in the last decades because of the possibility to represent the information with more than two discrete levels.Advancing from two-valued to four-valued logic provides a progressive approach. In new technologies, the most delay and power occurs in the connections between gates. When designing a function using MVL, we need fewer gates,which implies less number of connections, then less delay. In the existing system, the 4:1 multiplexer is designed using the MVL logic and various paramaters are analysed. In the proposed system, the idea of designing a Barrel shifter using the multiple valued logic and the parameters are all analyzed. All these designs are verified using Modelsim simulator.
What's hot (20)
Vhdl code and project report of arithmetic and logic unit
Vhdl code and project report of arithmetic and logic unit
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Transcription Errors in Context of Intent Detection and Slot Filling
Transcription Errors in Context of Intent Detection and Slot Filling
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
Similar to Plc programming languages
PLC Programming Languages
An introduction to PLC languages - Instruction Language (IL) , Functional Block Diagram (FBD) , Ladder Logic Diagram (LD) and Sequential Function Chart (SFC).
(Download and open with Adobe Reader to see animations)
PLC Programming Introduction
This document provides an introduction to PLC programming and ladder logic. It discusses the most common programming languages for PLCs, with ladder logic being the dominant method as it was developed to mimic relay logic. Ladder logic uses graphic symbols of rungs and contacts to represent circuit diagrams. The document also briefly outlines other programming methods for PLCs such as sequential function charts, structured text, and function block diagrams.
Session 08 - PLC Programming Introduction
This document provides an overview of a training session on PLC programming introduction. It discusses the most common PLC programming language, ladder logic, which was developed to mimic relay logic wiring to reduce retraining. Ladder logic uses graphic symbols resembling relay circuits with rungs connecting vertical power rails. While there are five languages, ladder diagrams are predominant due to their similarity to electrical schematics familiar to engineers. The document also briefly outlines other languages like sequential function charts and structured text.
Programmable Logic Devices
Programmable Logic Array (PLA)
Programmable Array Logic (PAL)
Programming of PLA and PAL
CPLDs
FPGA
Applications of CPLDs and FPGAs
10 2
This document discusses converting ladder diagram (LD) programs used in programmable logic controllers (PLCs) into VHDL programs that can be used to implement PLC logic on field programmable gate arrays (FPGAs). The conversion process involves two steps:
1. Converting the LD program into a VHDL program with a state machine process that controls the sequence of the LD program.
2. Optimizing the state machine process to use concurrent sensitive signals, allowing independent operations in the LD program to execute in parallel on the FPGA.
A universal converter is introduced that uses an extended Boolean equation as a bridge to implement the conversion from different PLC providers' LD programs to VH
Part 6 PLC languges.
PLC programming languages include ladder diagram (LD), structured text (ST), sequential function chart (SFC), function block diagram (FBD), and instruction list (IL). Ladder diagram is the simplest form of PLC programming and represents relay logic using rungs and rails. Function block diagram uses blocks to represent program instructions that take inputs on the left and output values on the right. The document also discusses an example of ladder logic using two pushbuttons to control a lamp and describes function block diagrams as representing the relationship between input and output states.
10617568.ppt
This document provides an overview of programmable logic controllers (PLCs) and ladder logic programming. It discusses how PLC programs are loaded into microprocessor-based systems using machine code. The IEC 61131-3 standard defines common PLC programming languages like ladder diagrams and function block diagrams. Ladder diagrams resemble electrical ladder diagrams and are read from left to right. They use contacts to represent inputs and coils to represent outputs. Basic logic functions like AND, OR, and NOT are used to write simple PLC programs in ladder logic.
LEARNING%20ACTIVITY%20Terminology.pptx
This document discusses programmable logic controllers (PLCs) and their programming. It introduces common PLC terms needed to understand PLC concepts. It describes how a normally open pushbutton connects to a PLC input and how it represents an on/off condition. It also explains that a PLC program consists of instructions to accomplish tasks and discusses ladder logic as a common PLC programming language that resembles electrical diagrams. Ladder logic diagrams are read from left to right and top to bottom. The document also provides an example ladder logic program and describes how the S7-200 PLC memory is divided into areas for the program, data, and configurable parameters.
Basics of PLC
This PPT is based on the basic concepts of PLC . This will make you understand important concepts of PLC and clear out the doubts about this devices. this is nowdays a popular device and widely used in various applications for automation in different industries and other places etc.
PROGRAMMABLE LOGIC DEVICES PATR 2 OF 2
Programmable Array Logic (PAL) is a programmable logic device introduced by Monolithic Memories, where the AND array is programmable but the OR array is fixed. A Complex Programmable Logic Device (CPLD) has architectural features of both PALs and FPGAs, consisting of multiple PAL-like logic blocks with programmable interconnects allowing outputs to be routed between blocks. CPLDs can be electrically erased and reprogrammed through design simulation and programming cable from a computer.
1913523 vanshika
This document introduces programmable logic controllers (PLCs) and their configuration procedure. It begins with a brief history of PLCs and their advantages over traditional hardwired control systems. The key components of a PLC including the power supply, central processing unit, input/output modules, and programming devices are described. The five most common PLC programming languages - ladder logic, sequential function charts, function block diagram, structured text, and instruction list - are also outlined. The document concludes with step-by-step instructions for creating a project in IndraWorks engineering software to configure a PLC.
Verilog_ppt.pdf
This document provides an introduction to Verilog fundamentals including:
- A brief history of hardware description languages and their role in digital design flow from schematics to automatic place and route tools.
- An overview of how FPGAs are programmed using a hardware description language like Verilog by synthesizing the behavioral or register transfer level description.
- An explanation of basic Verilog constructs like modules, ports, always blocks, variables, operators for implementing combinational and sequential logic.
- Examples of coding a 4-bit counter and decoder module in Verilog and connecting them in a top module.
ppt on PLC
This document provides an overview of programmable logic controllers (PLCs). It defines a PLC as a digital computer used for industrial control systems. The document outlines the history of PLCs, their major components including the processor, power supply, and I/O modules. It describes the operational sequence of a PLC including input scan, logic solve, and output scan. Programming methods like ladder logic and functional block diagrams are discussed. Examples are provided of ladder logic programs for starting and stopping a motor. Advantages of PLCs include reliability, flexibility, and cost effectiveness. The document concludes by listing some common industrial applications of PLCs.
Myppt 130914055931-phpapp01
This document provides an overview of programmable logic controllers (PLCs). It defines a PLC as a digital computer used for industrial control systems. The document outlines the history of PLCs, their major components including the processor, power supply, and I/O modules. It describes the operational sequence of a PLC including input scan, logic solve, and output scan. Programming methods like ladder logic and functional block diagrams are discussed. Examples are provided of ladder logic programs for starting and stopping a motor. Advantages of PLCs include reliability, flexibility, and cost effectiveness. The document concludes by listing some common industrial applications of PLCs.
PLC training
This document presents information about programmable logic controllers (PLCs). It discusses that a PLC is a digital computer used for industrial control systems. The document outlines the history of PLCs, their major components including the processor, power supply, and input/output modules. It describes the operational sequence of a PLC including self-test, input scan, logic solve, and output scan. The document provides an example of a ladder logic program for starting and stopping a motor. It lists advantages such as reliability, flexibility, and cost effectiveness. The document also discusses applications of PLCs in industries such as manufacturing, food processing, and materials handling.
Architecture of fpg as and cplds
This document provides a tutorial on the architectures of field-programmable devices (FPDs) such as FPGAs and CPLDs. It defines relevant terminology, describes the evolution of FPDs from early PLAs and PALs to more complex CPLDs and high-capacity FPGAs. The architectures of commercially available FPDs are discussed, including details on logic blocks, interconnects, and the different programmable switch technologies used, such as SRAM, EPROM, and antifuses.
Galil ioc7007 catalog
The IOC-7007 is an intelligent I/O controller that can accept up to seven I/O modules to handle various input and output functions. It has an Ethernet port for communication, programmable logic for I/O control, and a programming language similar to Galil motion controllers for integration of motion and I/O. It is available as a box, DIN rail, or card level unit to accept a range of power inputs.
Programmable Logic Controller
PLC is a digital computer designed for multiple inputs and output arrangements, extended temperature ranges, immunity to electrical noise, and resistance to vibration and impact. A PLC is an example of a real time system.
Similar to Plc programming languages (20)
More from Paheerathan Sabaratnam
PLc Memory & Addressing
The document discusses PLC memory, including that it consists of the operating system, firmware, and programs and data used by the programmer. It notes that programs can be saved externally but data exchange is too slow for interfacing. Memory includes volatile and non-volatile areas, with volatile memory requiring a battery or capacitor to hold programs and data when power is off. Firmware is stored in non-volatile memory and updated using manufacturer tools. Ladder logic programs are stored in RAM memory and overwrite the previous program when a new one is loaded. Memory capacities in PLCs vary and are expressed in kilobytes or bytes.
Pneumatic valves
This document discusses various types of pneumatic valves including check valves, flow control valves, and directional control valves (DCV). Check valves allow airflow in one direction while preventing flow in the opposite direction. Flow control valves can regulate airflow in both directions. DCVs have multiple positions and flow paths and are commonly used to control pneumatic cylinders and other actuators. The document explains how DCV symbols indicate the number of positions and flow paths through position and flow boxes as well as how many ports the valves have. Actuation methods for shifting DCVs between positions are also briefly mentioned.
Access control system
Access control systems aim to control physical and logical access to locations and systems. They authenticate users through identification methods like passwords, biometrics, security tokens and more. Biometric authentication is especially important as biometric traits like fingerprints, iris scans, and facial recognition cannot be stolen or forgotten like passwords. Access control helps minimize security risks from unauthorized access to physical locations and computer systems, networks, files and data.
Plc lad simulator
You are requested to install the PLC Ladder Simulator app from the Google Play Store to your android phone to simulate logic gates like OR, NOT, NAND, NOR, AND and XOR gates. You can watch tutorial videos and create the logic in the app or online at https://www.plcfiddle.com by making an account. The goal is to simulate 6 different logic gates - OR, NOT, NAND, NOR, AND and XOR.
Pneumatic actuator
Actuators are output devices which convert energy from compressed air into the required type of action or motion.
PLC PROGRAMMING- COUNTER INSTRUCTION
There are three types of counter function blocks used in PLC programming: 1) Up counters that count each event and set the output when reaching the limit, 2) Down counters that count down from a limit to zero and set the output, and 3) Up-down counters that can count in both directions and set two outputs depending on reaching the limits. Each type has inputs to count, reset, and load the counter value and an output triggered at the limit. Exercises are provided to write LAD programs demonstrating each counter type.
PLC PROGRAMMING- TIMER INSTRUCTION
This document discusses different types of timers used in PLC ladder logic programming. It describes on delay timers (TON), off delay timers (TOFF), and retentive timers (RTO). On delay timers activate their output after a preset time when their input is activated. Off delay timers keep their output energized for a preset time after their input turns off. Retentive timers maintain their accumulated time value even during power loss. The document provides timing diagrams and examples of how to program timers in an Omron PLC.
Pa system 2
The document discusses the key components of a public address (PA) system, including microphones, speakers, a sound mixer, amplifier, and cables. It describes the functions of a sound mixer in combining different audio signals and inputs. The document also covers different types of audio cables and connectors used in PA systems like XLR, RCA, TS, TRS, and TRRS, and discusses the differences between mono and balanced vs unbalanced audio connections.
Service unit
FRL UNIT
An FRL unit is comprised of a filter (F), regulator (R), and a lubricator (L).
The three components work together to do the following:
Filters remove water, dirt and other harmful debris from an air system. This is often the first step in improving the air quality.
Regulators adjust and control the air pressure of a system to ensure that down-line components do not exceed their maximum operating pressures. This is the second step in the FRL system.
Lubricators reduce the internal friction in tools or equipment by releasing a controlled mist of oil into the compressed air. This is often done last and/or right before the component needing lubrication.
PUBLIC ADDRESSING SYSTEM (PA SYSTEM)
PUBLIC ADDRESSING SYSTEM (PA SYSTEM)
is an electronic sound amplification and distribution system with a microphone, amplifier and loudspeakers, used to allow a person to address a large public.
University college act
This document summarizes an ordinance passed by the Board of Governors of the University of Vocational Technology.
The ordinance establishes "University Colleges" as specialized institutes attached to the University of Vocational Technology. It outlines the powers and functions of these colleges, including conducting vocational courses, examinations, and recommending students for degrees.
The ordinance details the authorities and officers of each college, including a Board of Management as the executive body. It specifies the composition and roles of the Board of Management and its chairman, and establishes quorum requirements for board meetings.
CCTV CAMERA & SELECTION CRITERIA , CAMERA IMAGE QUALITY
This document provides criteria for selecting CCTV cameras, including image quality, resolution, day/night vision capability, wired or wireless connection, viewing angle, indoor/outdoor use, weatherproofing, and compatibility with existing systems. It also defines focal length, angle of view, and varifocal cameras. Finally, it explains resolutions of HD Ready, HD, Full HD, and Ultra HD in terms of pixel counts.
Types of cctv camera
There are many types of CCTV cameras that suit different situations. Dome cameras are commonly used indoors and outdoors and have an uncertain field of view to deter criminals. Bullet cameras are ideal for long-distance outdoor viewing within protective casings. C-mount cameras allow for lens changes. Day/night cameras can record in low light with infrared. PTZ cameras can pan, tilt, and zoom. Network cameras share footage over the internet. High definition cameras capture high resolution footage for high security areas. Varifocal cameras can adjust zoom without losing focus. Wireless cameras transmit footage wirelessly but still require wired power.
CCTV System - Close circuit television System - UCJ
Closed-circuit television (CCTV), also known as video surveillance, uses video cameras to transmit a signal to monitors. CCTV systems are either wired or wireless and consist of cameras, lenses, monitors, and a digital video recorder. There are different types of cameras like indoor, outdoor, infrared, dome, and bullet cameras used for various surveillance purposes like entry/exit points, high alert areas, and public places. CCTVs offer security benefits but also have limitations like privacy issues and potential vulnerability.
CCTV System - Close circuit television System - UCJ
CCTV systems use video cameras to transmit signals to monitors. The basic components are cameras, lenses, DVRs, and monitors. There are wired and wireless CCTV systems. Camera types include indoor, outdoor, dome, PTZ, IR/day night, bullet, and vandal proof cameras. CCTV provides security and monitoring advantages like maintaining security in homes, businesses, traffic monitoring, crime prevention, and detection.
CCTV System - Close circuit television System - UCJ
This document provides an overview of CCTV (closed-circuit television) systems. It describes the basic components of a CCTV system including cameras, lenses, monitors, and DVRs (digital video recorders). It outlines different types of CCTV cameras such as indoor, outdoor, IR day/night, dome, bullet, and PTZ cameras. It also discusses wired and wireless CCTV system types and lists some common applications of CCTV cameras like bars, cash rooms, parking lots, and schools.
CCTV System - Close circuit television System - UCJ
CCTV systems use video cameras to transmit signals to monitors for security purposes. There are two main types of CCTV systems: wired systems connect cameras to recording devices and monitors using cables, while wireless systems attach radio transmitters to cameras and receivers to monitors. CCTV cameras come in different types depending on whether they are used indoors or outdoors, and provide day/night surveillance capabilities. Key elements of a CCTV system include cameras, lenses, monitors, recording devices like DVRs, storage, cables, and power supplies. CCTV cameras are commonly installed in schools, shops, hospitals, bars and other public areas for security and crime prevention.
CCTV System - Close circuit television System - UCJ
This document provides an overview of CCTV (closed-circuit television) systems. It defines CCTV as using video cameras to transmit signals to specific monitors rather than broadcasting openly. It lists reasons for using CCTV like crime prevention and reducing costs. The key elements of a CCTV system are described as cameras, lenses, monitors, DVRs/NVRs, cables, storage devices, and power supplies. Different types of CCTV systems and cameras are also outlined.
CCTV System - Close circuit television System - UCJ
This document summarizes the key elements of a CCTV (closed-circuit television) system. It describes two main types of CCTV systems: wired and wireless. Important elements that are discussed include cameras, lenses, monitors, and DVR (digital video recorder). Different types of cameras are outlined, including indoor cameras, outdoor cameras, IR (infrared) day/night cameras, dome cameras, bullet cameras, and PTZ (pan-tilt-zoom) cameras. Advantages of CCTV systems include increased security, easy maintenance, and assisting police. Disadvantages include limited camera views, required maintenance, potential hacking, and privacy issues.
CCTV System - Close circuit television System - UCJ
This document provides an overview of CCTV systems, including their components and types. It discusses the differences between analog and IP CCTV solutions. Analog systems use coaxial cables and DVRs for storage, while IP systems are wireless and use network video recorders. Camera selection depends on factors like lens, indoor vs outdoor use, video codec, and motion detection. CCTV is used in applications like bars, cash rooms, car parks, stadiums, and schools to provide video surveillance.
More from Paheerathan Sabaratnam (20)
CCTV CAMERA & SELECTION CRITERIA , CAMERA IMAGE QUALITY
CCTV CAMERA & SELECTION CRITERIA , CAMERA IMAGE QUALITY
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
CCTV System - Close circuit television System - UCJ
Recently uploaded
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
Dr. Sean Tan, Head of Data Science, Changi Airport Group
Discover how Changi Airport Group (CAG) leverages graph technologies and generative AI to revolutionize their search capabilities. This session delves into the unique search needs of CAG’s diverse passengers and customers, showcasing how graph data structures enhance the accuracy and relevance of AI-generated search results, mitigating the risk of “hallucinations” and improving the overall customer journey.
Mind map of terminologies used in context of Generative AI
Mind map of common terms used in context of Generative AI.
20240607 QFM018 Elixir Reading List May 2024
Everything I found interesting about the Elixir programming ecosystem in May 2024
Pushing the limits of ePRTC: 100ns holdover for 100 days
At WSTS 2024, Alon Stern explored the topic of parametric holdover and explained how recent research findings can be implemented in real-world PNT networks to achieve 100 nanoseconds of accuracy for up to 100 days.
GraphRAG for Life Science to increase LLM accuracy
GraphRAG for life science domain, where you retriever information from biomedical knowledge graphs using LLMs to increase the accuracy and performance of generated answers
HCL Notes and Domino License Cost Reduction in the World of DLAU
Webinar Recording: https://www.panagenda.com/webinars/hcl-notes-and-domino-license-cost-reduction-in-the-world-of-dlau/
The introduction of DLAU and the CCB & CCX licensing model caused quite a stir in the HCL community. As a Notes and Domino customer, you may have faced challenges with unexpected user counts and license costs. You probably have questions on how this new licensing approach works and how to benefit from it. Most importantly, you likely have budget constraints and want to save money where possible. Don’t worry, we can help with all of this!
We’ll show you how to fix common misconfigurations that cause higher-than-expected user counts, and how to identify accounts which you can deactivate to save money. There are also frequent patterns that can cause unnecessary cost, like using a person document instead of a mail-in for shared mailboxes. We’ll provide examples and solutions for those as well. And naturally we’ll explain the new licensing model.
Join HCL Ambassador Marc Thomas in this webinar with a special guest appearance from Franz Walder. It will give you the tools and know-how to stay on top of what is going on with Domino licensing. You will be able lower your cost through an optimized configuration and keep it low going forward.
These topics will be covered
- Reducing license cost by finding and fixing misconfigurations and superfluous accounts
- How do CCB and CCX licenses really work?
- Understanding the DLAU tool and how to best utilize it
- Tips for common problem areas, like team mailboxes, functional/test users, etc
- Practical examples and best practices to implement right away
Removing Uninteresting Bytes in Software Fuzzing
Imagine a world where software fuzzing, the process of mutating bytes in test seeds to uncover hidden and erroneous program behaviors, becomes faster and more effective. A lot depends on the initial seeds, which can significantly dictate the trajectory of a fuzzing campaign, particularly in terms of how long it takes to uncover interesting behaviour in your code. We introduce DIAR, a technique designed to speedup fuzzing campaigns by pinpointing and eliminating those uninteresting bytes in the seeds. Picture this: instead of wasting valuable resources on meaningless mutations in large, bloated seeds, DIAR removes the unnecessary bytes, streamlining the entire process.
In this work, we equipped AFL, a popular fuzzer, with DIAR and examined two critical Linux libraries -- Libxml's xmllint, a tool for parsing xml documents, and Binutil's readelf, an essential debugging and security analysis command-line tool used to display detailed information about ELF (Executable and Linkable Format). Our preliminary results show that AFL+DIAR does not only discover new paths more quickly but also achieves higher coverage overall. This work thus showcases how starting with lean and optimized seeds can lead to faster, more comprehensive fuzzing campaigns -- and DIAR helps you find such seeds.
- These are slides of the talk given at IEEE International Conference on Software Testing Verification and Validation Workshop, ICSTW 2022.
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
As the digital landscape continually evolves, operating systems play a critical role in shaping user experiences and productivity. The launch of Nitrux Linux 3.5.0 marks a significant milestone, offering a robust alternative to traditional systems such as Windows 11. This article delves into the essence of Nitrux Linux 3.5.0, exploring its unique features, advantages, and how it stands as a compelling choice for both casual users and tech enthusiasts.
Programming Foundation Models with DSPy - Meetup Slides
Prompting language models is hard, while programming language models is easy. In this talk, I will discuss the state-of-the-art framework DSPy for programming foundation models with its powerful optimizers and runtime constraint system.
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
Leonard Jayamohan, Partner & Generative AI Lead, Deloitte
This keynote will reveal how Deloitte leverages Neo4j’s graph power for groundbreaking digital twin solutions, achieving a staggering 100x performance boost. Discover the essential role knowledge graphs play in successful generative AI implementations. Plus, get an exclusive look at an innovative Neo4j + Generative AI solution Deloitte is developing in-house.
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Monitoring and observability aren’t traditionally found in software curriculums and many of us cobble this knowledge together from whatever vendor or ecosystem we were first introduced to and whatever is a part of your current company’s observability stack.
While the dev and ops silo continues to crumble….many organizations still relegate monitoring & observability as the purview of ops, infra and SRE teams. This is a mistake - achieving a highly observable system requires collaboration up and down the stack.
I, a former op, would like to extend an invitation to all application developers to join the observability party will share these foundational concepts to build on:
Microsoft - Power Platform_G.Aspiotis.pdf
Revolutionizing Application Development
with AI-powered low-code, presentation by George Aspiotis, Sr. Partner Development Manager, Microsoft
20240609 QFM020 Irresponsible AI Reading List May 2024
Everything I found interesting about the irresponsible use of machine intelligence in May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Everything I found interesting about machines behaving intelligently during May 2024
Climate Impact of Software Testing at Nordic Testing Days
My slides at Nordic Testing Days 6.6.2024
Climate impact / sustainability of software testing discussed on the talk. ICT and testing must carry their part of global responsibility to help with the climat warming. We can minimize the carbon footprint but we can also have a carbon handprint, a positive impact on the climate. Quality characteristics can be added with sustainability, and then measured continuously. Test environments can be used less, and in smaller scale and on demand. Test techniques can be used in optimizing or minimizing number of tests. Test automation can be used to speed up testing.
Presentation of the OECD Artificial Intelligence Review of Germany
Consult the full report at https://www.oecd.org/digital/oecd-artificial-intelligence-review-of-germany-609808d6-en.htm
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Unlocking Productivity: Leveraging the Potential of Copilot in Microsoft 365, a presentation by Christoforos Vlachos, Senior Solutions Manager – Modern Workplace, Uni Systems
“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...
“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...Edge AI and Vision Alliance
For the full video of this presentation, please visit: https://www.edge-ai-vision.com/2024/06/building-and-scaling-ai-applications-with-the-nx-ai-manager-a-presentation-from-network-optix/
Robin van Emden, Senior Director of Data Science at Network Optix, presents the “Building and Scaling AI Applications with the Nx AI Manager,” tutorial at the May 2024 Embedded Vision Summit.
In this presentation, van Emden covers the basics of scaling edge AI solutions using the Nx tool kit. He emphasizes the process of developing AI models and deploying them globally. He also showcases the conversion of AI models and the creation of effective edge AI pipelines, with a focus on pre-processing, model conversion, selecting the appropriate inference engine for the target hardware and post-processing.
van Emden shows how Nx can simplify the developer’s life and facilitate a rapid transition from concept to production-ready applications.He provides valuable insights into developing scalable and efficient edge AI solutions, with a strong focus on practical implementation.Recently uploaded (20)
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
Mind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AI
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
GraphRAG for Life Science to increase LLM accuracy
GraphRAG for Life Science to increase LLM accuracy
HCL Notes and Domino License Cost Reduction in the World of DLAU
HCL Notes and Domino License Cost Reduction in the World of DLAU
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Programming Foundation Models with DSPy - Meetup Slides
Programming Foundation Models with DSPy - Meetup Slides
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Climate Impact of Software Testing at Nordic Testing Days
Climate Impact of Software Testing at Nordic Testing Days
Presentation of the OECD Artificial Intelligence Review of Germany
Presentation of the OECD Artificial Intelligence Review of Germany
“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...
“Building and Scaling AI Applications with the Nx AI Manager,” a Presentation...
Plc programming languages
- 1. PLC S.PAHEERATHAN P a g e | 1 PLC PROGRAMMING LANGUAGES There are 5 languages that are considered to be standard languages for use on PLCs, according to IEC section 61131–3. 1. Ladder Diagram (LAD) 2. Function Block Diagram (FBD) 3. Sequential Function Charts 4. Instruction List 5. Structured Text LADDER LOGIC DIAGRAM (LAD) the PLC Ladder program example looks like What is RUNG? RAIL? CONTACTS? COIL?
- 2. PLC S.PAHEERATHAN P a g e | 2 rungs and rails represent the real world electrical connections. Rungs are horizontal lines. Rails are vertical connections. Contacts represent the inputs Coils represent outputs. NORMALLY OPEN (NO)CONTACT NORMALLY CLOSED (NC) CONTACT LAD LOGIC DIAGRAM FOR THE 7 LOGIC GATES OR GATE
- 3. PLC S.PAHEERATHAN P a g e | 3 AND GATE NOT GATE NAND GATE NOR GATE
- 4. PLC S.PAHEERATHAN P a g e | 4 XOR GATE