Submit Search
Upload
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible Logic
•
0 likes
•
34 views
IRJET Journal
Follow
https://irjet.net/archives/V4/i3/IRJET-V4I3100.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 6
Download now
Download to read offline
Recommended
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET Journal
Design and implementation of low power
Design and implementation of low power
Surendra Bommavarapu
Reversible code converter
Reversible code converter
Rakesh kumar jha
Floating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGA
Azhar Syed
Presentation energy efficient code converters using reversible logic gates
Presentation energy efficient code converters using reversible logic gates
Adityakumar2208
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
IJERA Editor
S4102152159
S4102152159
IJERA Editor
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
VLSICS Design
Recommended
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET Journal
Design and implementation of low power
Design and implementation of low power
Surendra Bommavarapu
Reversible code converter
Reversible code converter
Rakesh kumar jha
Floating point ALU using VHDL implemented on FPGA
Floating point ALU using VHDL implemented on FPGA
Azhar Syed
Presentation energy efficient code converters using reversible logic gates
Presentation energy efficient code converters using reversible logic gates
Adityakumar2208
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
IJERA Editor
S4102152159
S4102152159
IJERA Editor
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
VLSICS Design
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET Journal
A low power adder using reversible logic gates
A low power adder using reversible logic gates
eSAT Publishing House
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex...
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex...
IJERD Editor
Implementation of Reversable Logic Based Design using Submicron Technology
Implementation of Reversable Logic Based Design using Submicron Technology
Sai Viswanath
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
Amith Bhonsle
VLSI Final Design Project
VLSI Final Design Project
Vignesh Ganesan
IRJET- Analog to Digital Conversion Process by Matlab Simulink
IRJET- Analog to Digital Conversion Process by Matlab Simulink
IRJET Journal
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder
ijtsrd
Reversible Logic Gate
Reversible Logic Gate
Aneesh Raveendran
implementation and design of 32-bit adder
implementation and design of 32-bit adder
veereshwararao
Design of 4:16 decoder using reversible logic gates
Design of 4:16 decoder using reversible logic gates
IJERA Editor
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Rahul Borthakur
IRJET- Analysis of Fractional PID Controller Parameters on Time Domain Specif...
IRJET- Analysis of Fractional PID Controller Parameters on Time Domain Specif...
IRJET Journal
Design and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit
Design and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit
rahulmonikasharma
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
Uday Prakash
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible Gate
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible Gate
IRJET Journal
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
IJRES Journal
Implemenation of Vedic Multiplier Using Reversible Gates
Implemenation of Vedic Multiplier Using Reversible Gates
csandit
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
IRJET Journal
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
IRJET Journal
A Review of Low Power Novel Gate Design
A Review of Low Power Novel Gate Design
IRJET Journal
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET Journal
More Related Content
What's hot
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET Journal
A low power adder using reversible logic gates
A low power adder using reversible logic gates
eSAT Publishing House
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex...
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex...
IJERD Editor
Implementation of Reversable Logic Based Design using Submicron Technology
Implementation of Reversable Logic Based Design using Submicron Technology
Sai Viswanath
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
Amith Bhonsle
VLSI Final Design Project
VLSI Final Design Project
Vignesh Ganesan
IRJET- Analog to Digital Conversion Process by Matlab Simulink
IRJET- Analog to Digital Conversion Process by Matlab Simulink
IRJET Journal
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder
ijtsrd
Reversible Logic Gate
Reversible Logic Gate
Aneesh Raveendran
implementation and design of 32-bit adder
implementation and design of 32-bit adder
veereshwararao
Design of 4:16 decoder using reversible logic gates
Design of 4:16 decoder using reversible logic gates
IJERA Editor
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Rahul Borthakur
IRJET- Analysis of Fractional PID Controller Parameters on Time Domain Specif...
IRJET- Analysis of Fractional PID Controller Parameters on Time Domain Specif...
IRJET Journal
Design and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit
Design and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit
rahulmonikasharma
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
Uday Prakash
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible Gate
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible Gate
IRJET Journal
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
IJRES Journal
Implemenation of Vedic Multiplier Using Reversible Gates
Implemenation of Vedic Multiplier Using Reversible Gates
csandit
What's hot
(18)
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
IRJET- Single Precision Floating Point Arithmetic using VHDL Coding
A low power adder using reversible logic gates
A low power adder using reversible logic gates
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex...
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex...
Implementation of Reversable Logic Based Design using Submicron Technology
Implementation of Reversable Logic Based Design using Submicron Technology
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
VLSI Final Design Project
VLSI Final Design Project
IRJET- Analog to Digital Conversion Process by Matlab Simulink
IRJET- Analog to Digital Conversion Process by Matlab Simulink
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder
Reversible Logic Gate
Reversible Logic Gate
implementation and design of 32-bit adder
implementation and design of 32-bit adder
Design of 4:16 decoder using reversible logic gates
Design of 4:16 decoder using reversible logic gates
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
IRJET- Analysis of Fractional PID Controller Parameters on Time Domain Specif...
IRJET- Analysis of Fractional PID Controller Parameters on Time Domain Specif...
Design and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit
Design and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible Gate
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible Gate
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
Implemenation of Vedic Multiplier Using Reversible Gates
Implemenation of Vedic Multiplier Using Reversible Gates
Similar to Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible Logic
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
IRJET Journal
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
IRJET Journal
A Review of Low Power Novel Gate Design
A Review of Low Power Novel Gate Design
IRJET Journal
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET Journal
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)
inventionjournals
IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
IRJET Journal
IRJET- Design and Implementation of Combinational Circuits using Reversible G...
IRJET- Design and Implementation of Combinational Circuits using Reversible G...
IRJET Journal
IRJET- Design and Implementation of Combinational Circuits using Reversib...
IRJET- Design and Implementation of Combinational Circuits using Reversib...
IRJET Journal
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI Architecture
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI Architecture
IRJET Journal
IRJET- Performance Estimation of FIR Filter using Null Convention Logic
IRJET- Performance Estimation of FIR Filter using Null Convention Logic
IRJET Journal
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
DrKavitaKhare
Comparison and Simulation of Digital Adders
Comparison and Simulation of Digital Adders
IRJET Journal
W34137142
W34137142
IJERA Editor
Optimized study of one bit comparator using reversible logic gates
Optimized study of one bit comparator using reversible logic gates
eSAT Journals
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
VLSICS Design
An Efficient Design for Data Encryption and Decryption using Reconfigurable R...
An Efficient Design for Data Encryption and Decryption using Reconfigurable R...
IRJET Journal
Optimized study of one bit comparator using reversible
Optimized study of one bit comparator using reversible
eSAT Publishing House
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET Journal
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
IRJET Journal
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
Amith Bhonsle
Similar to Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible Logic
(20)
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
A Review of Low Power Novel Gate Design
A Review of Low Power Novel Gate Design
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)
IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
IRJET- Design and Implementation of Combinational Circuits using Reversible G...
IRJET- Design and Implementation of Combinational Circuits using Reversible G...
IRJET- Design and Implementation of Combinational Circuits using Reversib...
IRJET- Design and Implementation of Combinational Circuits using Reversib...
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI Architecture
A Configurable and Low Power Hard-Decision Viterbi Decoder in VLSI Architecture
IRJET- Performance Estimation of FIR Filter using Null Convention Logic
IRJET- Performance Estimation of FIR Filter using Null Convention Logic
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
Comparison and Simulation of Digital Adders
Comparison and Simulation of Digital Adders
W34137142
W34137142
Optimized study of one bit comparator using reversible logic gates
Optimized study of one bit comparator using reversible logic gates
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
An Efficient Design for Data Encryption and Decryption using Reconfigurable R...
An Efficient Design for Data Encryption and Decryption using Reconfigurable R...
Optimized study of one bit comparator using reversible
Optimized study of one bit comparator using reversible
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
IRJET - High Speed Approximation Error Tolerance Adders for Image Processing ...
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
Processing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptx
pranjaldaimarysona
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
Asutosh Ranjan
High Profile Call Girls Dahisar Arpita 9907093804 Independent Escort Service ...
High Profile Call Girls Dahisar Arpita 9907093804 Independent Escort Service ...
Call girls in Ahmedabad High profile
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
ssuser5c9d4b1
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Dr.Costas Sachpazis
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
upamatechverse
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
Tsuyoshi Horigome
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
RajaP95
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Call Girls in Nagpur High Profile
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
RajaP95
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
Call Girls in Nagpur High Profile
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
rknatarajan
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
upamatechverse
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
purnimasatapathy1234
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
ranjana rawat
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Dr.Costas Sachpazis
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
ranjana rawat
Recently uploaded
(20)
Processing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptx
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
High Profile Call Girls Dahisar Arpita 9907093804 Independent Escort Service ...
High Profile Call Girls Dahisar Arpita 9907093804 Independent Escort Service ...
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible Logic
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 04 Issue: 03 | Mar -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 305 LOW POWER AREA EFFICIENT ARITHMETIC AND LOGICAL CONTROL UNIT USING REVERSIBLE LOGIC Karthikeyan. S1, Priyanga. K2, Priyanka. P3, Vigneshkumaran. A4 1Assistant Professor, Department of ECE, Jansons Institute of Technology, Coimbatore, Tamil Nadu, India 2,3,4Students, Department of ECE, Jansons Institute of Technology, Coimbatore, Tamil Nadu, India ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - In this project we are designing a 8 bit arithmetic and logical unit with the help of reversible logic. This ALU consists of 10 operations, 4 logical and 6 arithmetic operations. The logical operation include and, or, ex-or and ex-nor. The arithmetic operation performed by this gate includes set, clear, increment, 1’s complement, 2’s complement and transfer of input. Reversible logic is gaining interest in the recent years due to its less power consuming and less heat dissipating characteristics. Unlike the irreversible gates that dissipates energy, the reversible computation reduce heat dissipation. The loss of information is associated with loss in physics is requiring that one bit information lost dissipates “KT ln2 of energy”. In order to overcome the loss of information we go for reversible computation. The parameters that define an optimum reversible logic based ALU are low quantum cost, reduced garbage outputs and minimum number of reversible gates used. Based on the above constraints of the reversible logic we have designed a ALU with single reversible logic gate namely RC-1 gate. This design is developed using Xilinx 13.4suite, verilog software. It is designed so as to perform 8 bit inputs for both logical and arithmetic operations. Key Words: RC-1 gate, reversible computation, garbage outputs, quantum cost; arithmetic and logic operations. 1.INTRODUCTION: The recent research in VLSI technology is the reversible logic to reduce the power dissipation is the major area of concern. The reversible logic is associated with the combinational circuits without the delay or flip-flops. This was first brought out by Landauer who discovered the power dissipation in conventional or irreversible gates. He stated that only one of the inputs out of 2 given input is given to the output information and the other bit is dissipated. This power loss is major disadvantage in conventional gates. Bennet gave a mathematical proof to this power dissipation is in the form of KT ln 2. This led to the development of reversible logic. The concept of the reversible logic focuses on the equal number of input and outputs. In case of reversible logic each input gives an unique output as per quantum mechanics and so as to be mapped as one to one. This kind of output can be useful to get the inputs given and also reduce the loss of power. Quantum mechanics play a vital role in the construction of reversible logic or the quantum gates. 1.1 REVERSIBLE LOGIC: Reversible are circuits that have one to one mapping between vectors of inputs and outputs, thus the vector of input states can be always reconstructed from the vector of output states. Reversible circuit can realize unbalanced function only with additional inputs and garbage output. In conventional logic gate the 2 inputs form a single output, which leads to the power dissipation in the form of heat. This was found by Landauer and the scientist Bennet proved it to be true by defining the loss of heat in terms of KT ln 2 joules. The reversible logic is formed in order to reduce this dissipation in the way that both the inputs are involved to give 2 sets of output that is believed to t the same. It also provides the unique output and output can be used to retrieve the inputs as they are one to one mapped. 1.2 REVERSIBLE LOGIC GATES: A reversible logic gate is an n-input n-output logic devices with one-to-one mapping. This helps to determine the outputs from inputs and also inputs can be uniquely recovered from outputs. A reversible circuit should be designed using minimum number of reversible logic gate. Reversible logic gate consists of garbage output and quantum cost. Garbage output refers to the number of unused output present in a circuit, which cannot be avoided as these are very essential to achieve reversibility. Quantum cost refers to the cost of the circuit in terms of cost of primitive gate (1*1 or 2*2).
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 04 Issue: 03 | Mar -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 306 1.3 BASIC REVERSIBLE LOGIC GATE 1.3.1 FREDKIN GATE: Fredkin gate is 3*3 reversible gate. The figure shows the input and output of the gate. The quantum cost of fredkin gate is 5. It is used as parity preserving gate and universal reversible gate. 1.3.2 TOFOLLI GATE: Tofolli gate is a 3*3 reversible gate. The input vector and output vector are shown in the figure. The quantum cost of tofolli gate is 5. It is suitable for universal gate operations. 1.3.3 PERES GATE: Peres gate is a 3*3 reversible gate. The input and output vectors are shown in the given figure. The quantum cost of the peres gate is 4. Two peres gates can be used for the design of full adder.
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 04 Issue: 03 | Mar -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 307 1.3.4 RC-1 GATE: Rc-1 gate is 3*3 reversible gate. The input and outputs are shown in below figure. The quantum cost of the gate is 4. Due to its less quantum cost it is used for this proposed design. It can be used as a one bit comparator 2. PROPOSED WORK 2.1 ARITHMETIC AND LOGICAL UNIT The ALU consists of a 3 input multiplexer and a 2 RC-1 gate to perform arithmetic and logical operation in case of 8 bit. This multiplexer performs the action so as to select the combination of input. When the input of the mux is given as Z0’ Z1’ when the ‘a=0’, then the multiplexer produces a output to select only the arithmetic operation. When the input of the mux is given as Z0’ Z1 when the ‘a=1’, then the multiplexer produces a output to select only the logical operation. When the input of the mux is given as Z0 Z1’ when the ‘a=0’, then the multiplexer produces a output to select only the arithmetic and logical operation when the input A=0. When the input of the mux is given as Z0 Z1 when the ‘a=1’, then the multiplexer produces a output to select only the arithmetic and logical operation when input A=1. The block diagram and the detailed diagram of the ALU is shown below. 2.2 ARITHMETIC OPERATION The arithmetic operation is performed using a RC-1 gate. The 3*3 reversible gate performs the following operations they are set, clear, transfer of one input,1’s complement,2’s complement and increment operations for both 1 and 8 bit.
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 04 Issue: 03 | Mar -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 308 2.3 LOGICAL OPERATION The logical unit consists of a RC-1 gate to perform logical operations such as AND, OR, EX-OR and EX-NOR. 2.4 TABLE OF OPERATIONS The below table shows the total operation of the proposed work. It is all built using a RC-1 gate. This table is given for 1 bit operation. The similar is used for the * bit operations. 2.5 HARDWARE AND SOFTWARE: This design is implemented using FPGA trainer kit of the family of Spartan 3E.The details regarding the hardware used is given below. Program was developed using XILINX software in order to develop this design. All the bit operations from 1-, 4- and 8- bit operations were performed and verified for the results. 3. SIMULATION RESULTS Simulation results are the result of the proposed design. The below are the simulation results of the ALU obtained for inputs b=10101010, c=01010101and d=11110000 for the following conditions. For z=00 and a=0, the results obtained for 8 bit inputs are arithmetic.
5.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 04 Issue: 03 | Mar -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 309 For z=00 and a=1,the results obtained are arithmetic For z=01 and a=0, the result obtaied are logical. For z=01 and a=1, the results obtained are logical. For z=10 and a=0, the results obtained are a combination of arithmetic and logical but its when a=1 of arithmetic and d=0 of logical.
6.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 04 Issue: 03 | Mar -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 310 For z=10 and a=1, the results obtained are a combination of arithmetic and logical but its when a=0 of arithmetic and d=1of logical. 4. CONCLUSION 4.1 COMPARISION WITH EXISTING WORK: The proposed model has a great advantage over the existing design as it can be completed using a single gate namely, RC-1 reversible logic gate. This gate can be used as to perform the arithmetic, logical and multiplexer operation without any garbage output. It can also be used as adder subtractor of fewer garbage outputs than the others. This can simultaneously reduce the power consumption and also reduce the manufacture of other gate in large amount. The quantum cost of this RC-1 gate is 4 which is the least and this kind of design can give very few garbage outputs. Unlike other gate that perform 10- 16 operations for a 8 bit ALU this proposed design gives only 10 outputs but with zero garbage outputs which makes the design more efficient ACKNOWLEDGEMENT We thank our project coordinators, all our professors, our Head of the department for their unconditional love and support in developing this project. We also thank the department of ECE and the management authorities of Jansons Institute of Technology for their encouragement. All your guidance have helped us achieve this mighty goal. REFERENCES: [ 1]. C.H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, 17(6), 1973, 525–532. [2] Kamaraj Arunachalam, Mailchamy Perumalsamy, Kalyana Sundaram, J.Senthil Kumar, Design and implementation of a reversible logic based 8-bit arithmetic and logic unit, July 2014. [3] Rahul Kumar, Subhangini Ugale, Vipin S. Bhure, Design and Implementation Arithmetic logic Unit, Feb 2016 [4] Shaveta Tharkal, Dipali Bansal, Design & Optimization of Reversible Logic Based ALU Using ACO, May 2016 [5] Deepa.G, Madhuri.E, Malashree.S, Mamatha.k, Supriya.K, Design and Implementation of 32- bit ALU with 16 operations using reversible logic, May 2016
Download now