Submit Search
Upload
IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
•
0 likes
•
3 views
IRJET Journal
Follow
https://www.irjet.net/archives/V7/i3/IRJET-V7I3641.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 5
Download now
Download to read offline
Recommended
IRJET- FPGA Implementation of Low Power Configurable Adder for Approximate Co...
IRJET- FPGA Implementation of Low Power Configurable Adder for Approximate Co...
IRJET Journal
IRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET Journal
IRJET- A Review of Approximate Adders for Energy-Efficient Digital Signal Pro...
IRJET- A Review of Approximate Adders for Energy-Efficient Digital Signal Pro...
IRJET Journal
IRJET- Accuracy Configurable Adder
IRJET- Accuracy Configurable Adder
IRJET Journal
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
j naga sai
Implementation of Low Power and Area-Efficient Carry Select Adder
Implementation of Low Power and Area-Efficient Carry Select Adder
IJMTST Journal
IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE
IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE
Journal For Research
20120140506024
20120140506024
IAEME Publication
Recommended
IRJET- FPGA Implementation of Low Power Configurable Adder for Approximate Co...
IRJET- FPGA Implementation of Low Power Configurable Adder for Approximate Co...
IRJET Journal
IRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET Journal
IRJET- A Review of Approximate Adders for Energy-Efficient Digital Signal Pro...
IRJET- A Review of Approximate Adders for Energy-Efficient Digital Signal Pro...
IRJET Journal
IRJET- Accuracy Configurable Adder
IRJET- Accuracy Configurable Adder
IRJET Journal
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
j naga sai
Implementation of Low Power and Area-Efficient Carry Select Adder
Implementation of Low Power and Area-Efficient Carry Select Adder
IJMTST Journal
IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE
IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE
Journal For Research
20120140506024
20120140506024
IAEME Publication
Design of 8-Bit Comparator Using 45nm CMOS Technology
Design of 8-Bit Comparator Using 45nm CMOS Technology
IJMER
Optimized Carry Speculative Adder
Optimized Carry Speculative Adder
ijtsrd
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
IJERA Editor
32-bit unsigned multiplier by using CSLA & CLAA
32-bit unsigned multiplier by using CSLA & CLAA
Ganesh Sambasivarao
COSA and CSA based 32 -bit unsigned multipler
COSA and CSA based 32 -bit unsigned multipler
inventy
Ramya Project
Ramya Project
Ramya Purohit
Layout Design Analysis of CMOS Comparator using 180nm Technology
Layout Design Analysis of CMOS Comparator using 180nm Technology
IJEEE
Reducing the Number Of Transistors In Carry Select Adder
Reducing the Number Of Transistors In Carry Select Adder
paperpublications3
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...
IJTET Journal
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
BhargavKatkam
Comparative analysis of multi stage cordic using micro rotation technique
Comparative analysis of multi stage cordic using micro rotation technique
IAEME Publication
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
Shital Badaik
High Speed Carryselect Adder
High Speed Carryselect Adder
ijsrd.com
implementation and design of 32-bit adder
implementation and design of 32-bit adder
veereshwararao
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET Journal
Layout Design of Low Power Half Adder using 90nm Technology
Layout Design of Low Power Half Adder using 90nm Technology
IJEEE
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET Journal
Real time active noise cancellation using adaptive filters following RLS and ...
Real time active noise cancellation using adaptive filters following RLS and ...
IRJET Journal
Project report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adder
ssingh7603
Design of 32 bit Parallel Prefix Adders
Design of 32 bit Parallel Prefix Adders
IOSR Journals
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET Journal
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET Journal
More Related Content
What's hot
Design of 8-Bit Comparator Using 45nm CMOS Technology
Design of 8-Bit Comparator Using 45nm CMOS Technology
IJMER
Optimized Carry Speculative Adder
Optimized Carry Speculative Adder
ijtsrd
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
IJERA Editor
32-bit unsigned multiplier by using CSLA & CLAA
32-bit unsigned multiplier by using CSLA & CLAA
Ganesh Sambasivarao
COSA and CSA based 32 -bit unsigned multipler
COSA and CSA based 32 -bit unsigned multipler
inventy
Ramya Project
Ramya Project
Ramya Purohit
Layout Design Analysis of CMOS Comparator using 180nm Technology
Layout Design Analysis of CMOS Comparator using 180nm Technology
IJEEE
Reducing the Number Of Transistors In Carry Select Adder
Reducing the Number Of Transistors In Carry Select Adder
paperpublications3
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...
IJTET Journal
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
BhargavKatkam
Comparative analysis of multi stage cordic using micro rotation technique
Comparative analysis of multi stage cordic using micro rotation technique
IAEME Publication
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
Shital Badaik
High Speed Carryselect Adder
High Speed Carryselect Adder
ijsrd.com
implementation and design of 32-bit adder
implementation and design of 32-bit adder
veereshwararao
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET Journal
Layout Design of Low Power Half Adder using 90nm Technology
Layout Design of Low Power Half Adder using 90nm Technology
IJEEE
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET Journal
Real time active noise cancellation using adaptive filters following RLS and ...
Real time active noise cancellation using adaptive filters following RLS and ...
IRJET Journal
Project report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adder
ssingh7603
Design of 32 bit Parallel Prefix Adders
Design of 32 bit Parallel Prefix Adders
IOSR Journals
What's hot
(20)
Design of 8-Bit Comparator Using 45nm CMOS Technology
Design of 8-Bit Comparator Using 45nm CMOS Technology
Optimized Carry Speculative Adder
Optimized Carry Speculative Adder
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
32-bit unsigned multiplier by using CSLA & CLAA
32-bit unsigned multiplier by using CSLA & CLAA
COSA and CSA based 32 -bit unsigned multipler
COSA and CSA based 32 -bit unsigned multipler
Ramya Project
Ramya Project
Layout Design Analysis of CMOS Comparator using 180nm Technology
Layout Design Analysis of CMOS Comparator using 180nm Technology
Reducing the Number Of Transistors In Carry Select Adder
Reducing the Number Of Transistors In Carry Select Adder
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...
Bit Serial multiplier using Verilog
Bit Serial multiplier using Verilog
Comparative analysis of multi stage cordic using micro rotation technique
Comparative analysis of multi stage cordic using micro rotation technique
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
High Speed Carryselect Adder
High Speed Carryselect Adder
implementation and design of 32-bit adder
implementation and design of 32-bit adder
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
Layout Design of Low Power Half Adder using 90nm Technology
Layout Design of Low Power Half Adder using 90nm Technology
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
Real time active noise cancellation using adaptive filters following RLS and ...
Real time active noise cancellation using adaptive filters following RLS and ...
Project report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adder
Design of 32 bit Parallel Prefix Adders
Design of 32 bit Parallel Prefix Adders
Similar to IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET Journal
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET Journal
IRJET- Design of Memristor based Multiplier
IRJET- Design of Memristor based Multiplier
IRJET Journal
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
IRJET Journal
IRJET- Implementation and Analysis of Hybridization in Modified Parallel Adde...
IRJET- Implementation and Analysis of Hybridization in Modified Parallel Adde...
IRJET Journal
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
IRJET Journal
Design of area and power efficient half adder using transmission gate
Design of area and power efficient half adder using transmission gate
eSAT Journals
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
VLSICS Design
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
VLSICS Design
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
VLSICS Design
IRJET- Review on Performance of OTA Structure
IRJET- Review on Performance of OTA Structure
IRJET Journal
Ijetcas14 562
Ijetcas14 562
Iasir Journals
Hardware Implementation of Two’s Compliment Multiplier with Partial Product b...
Hardware Implementation of Two’s Compliment Multiplier with Partial Product b...
IJERA Editor
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET Journal
Performance evaluation of full adder
Performance evaluation of full adder
IOSRJECE
Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate
IJEEE
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET Journal
IRJET- Arithmetic Logic Unit Design with Comparison Power Consumption on Diff...
IRJET- Arithmetic Logic Unit Design with Comparison Power Consumption on Diff...
IRJET Journal
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET Journal
Efficient Layout Design of CMOS Full Subtractor
Efficient Layout Design of CMOS Full Subtractor
IJEEE
Similar to IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
(20)
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET- Design of Memristor based Multiplier
IRJET- Design of Memristor based Multiplier
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
IRJET- Implementation and Analysis of Hybridization in Modified Parallel Adde...
IRJET- Implementation and Analysis of Hybridization in Modified Parallel Adde...
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
MODIFIED CARRY SELECT ADDER WITH BKA AND MGDI TECHNIQUE
Design of area and power efficient half adder using transmission gate
Design of area and power efficient half adder using transmission gate
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
IRJET- Review on Performance of OTA Structure
IRJET- Review on Performance of OTA Structure
Ijetcas14 562
Ijetcas14 562
Hardware Implementation of Two’s Compliment Multiplier with Partial Product b...
Hardware Implementation of Two’s Compliment Multiplier with Partial Product b...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
Performance evaluation of full adder
Performance evaluation of full adder
Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET- Efficient Multiplier Design using Adaptive Hold Logic with Montgomery ...
IRJET- Arithmetic Logic Unit Design with Comparison Power Consumption on Diff...
IRJET- Arithmetic Logic Unit Design with Comparison Power Consumption on Diff...
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
IRJET- Design and Simulation of Comparator Architectures for Various ADC ...
Efficient Layout Design of CMOS Full Subtractor
Efficient Layout Design of CMOS Full Subtractor
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
Suhani Kapoor
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
Call Girls in Nagpur High Profile
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
RajaP95
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
DeepakSakkari2
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
purnimasatapathy1234
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
ranjana rawat
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZTE
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptx
PoojaBan
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
959SahilShah
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
Soham Mondal
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
Suhani Kapoor
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
NikhilNagaraju
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
misbanausheenparvam
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptx
vipinkmenon1
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
null - The Open Security Community
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Anamika Sarkar
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
DeelipZope
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ
Recently uploaded
(20)
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptx
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
IRJET - Realization of Power Optimised Carry Skip Adder using AOI Logic
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 07 Issue: 03 | Mar 2020 www.irjet.net p-ISSN: 2395-0072 © 2020, IRJET | Impact Factor value: 7.34 | ISO 9001:2008 Certified Journal | Page 3198 REALIZATION OF POWER OPTIMISED CARRY SKIP ADDER USING AOI LOGIC ALMUKHTAR AHMED1, NASER ALINABE2 1Faculty of Engineering, Sabratha University, SABRATHA, LIBYA, ASSIST.PROF,DEPT.OF ELE &ELEC ENG,FACULTY OF ENG,SABRATHA-LIBYA 2faculty of Education, ZINTAN UNIVERSITY, ZITAN, LIBYA, LECTURER, DEP OF MATH. FACULTY OF EDUCATION, ZINTAN-LIBYA ------------------------------------------------------------------------***----------------------------------------------------------------------- Abstract:- The binary adder is the critical element in most digital circuit designs. The more important parameters in VLSI design are power consumption, area and speed. And since the binary adder is exist in most digital circuit designs. In this paper a carry skip adder (CSKA)based AND-OR INVERTER (AOI)logic is proposed in order to reduce area and power consumption. The proposed adder is simulated by Xilinx and compared with the conventional CSKA based multiplexer logic Key words-Carry skip adder (CSKA), AND-OR-INVERTER, Xilinx Simulation. 1-INTRODUCTION While designing an adder, lot of constraints comes into picture. The tradeoff between speed and size being the most important one. The most basic adder has a very small area and is very easy to implement. But the delay involved in obtaining the output is very huge. Hence the new designs came to picture. But in current age the power consumed by the device is also a very important constraint. Hence designing an adder which is very close in meeting all these requirements is a very important. Apart from the design, the technology we use to design the adder also plays a huge role in the speed and size of the adder. Adders are a key building block in arithmetic and logic units (ALUs) and hence increasing their speed and reducing their power/energy consumption strongly affect the speed and power consumption of processors. There are many works on the subject of optimizing the speed and power of these units, which have been low-power/energy consumptions, which is a challenge for the designers of general purpose processors. One of the effective techniques to lower the power consumption of digital circuits is to reduce the supply voltage due to quadratic dependence of the switching energy on the voltage. Moreover, the sub threshold current, which is the main leakage component in OFF devices, has an exponential dependence on the supply voltage level through the drain-induced barrier lowering effect. Depending on the amount of the supply voltage reduction, the operation of ON devices may reside in the super threshold, near-threshold, or sub threshold regions. Working in the super threshold region provides us with lower delay and higher switching and leakage powers compared with the near/sub threshold regions. 2- Full adder using MUX. The Full adder using multiplexer is shown below in fig 1. Fig1: full adder using Mux The sum and carry of a full adder is given by: Sum=A⊕B⊕C Cout=Cin(A ⊕ B)+AB Y=AS+BS 3- Carry Skip Adder Using Mux The carry skip adder using mux is shown in Fig 2 .
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 07 Issue: 03 | Mar 2020 www.irjet.net p-ISSN: 2395-0072 © 2020, IRJET | Impact Factor value: 7.34 | ISO 9001:2008 Certified Journal | Page 3199 Fig2: Carry skip adder using Mux In carry skip adder four full adders are cascaded, the calculations of sum and propagation are : Sum s=a xor b xor cin. Propagation p=a xor b. And also done the same process done in the ripple carry adder for generating carry(c3) of final full adder.Propagation outputs of the four adders are p0,p1,p2 and p3 .And all the propagated outputs are given to the one AND gate. The output of AND gate acts as a selection line to the multiplexer, cin and c 3 are inputs to mux circuit ,this is nothing but skip logic. In carry skip adder four full adders are cascaded, same as the ripple carry adder and every full adder calculating sum and propagation. Sum s=a xor b xor cin. Propagation p=a xor b. And also done the same process done in the ripple carry adder for generating carry(c3) of final full adder.Propagation outputs of the four adders are p0,p1,p2 and p3 .And all the propagated outputs are given to the one AND gate. The output of AND gate acts as a selection line to the multiplexer, cin and c 3 are inputs to mux circuit ,this is nothing but skip logic. 4- The CSKA based and-or-inverter The proposed 4bit carry skip adder using and-or-inverter is shown in fig 3 Fig :3 Four full adders using and-or-inverter For example let us take 4 bit carry skip adder The inputs of carry skip adder is ‘a’ and ‘b’. In carry skip adder four full adders are cascaded, same as the ripple carry adder and every full adder calculating sum and propagation. Sum s=a xor b xor cin. Propagation p=a xor b. for generating carry(c3) of final full adder. Propagation outputs of the four adders are p0,p1,p2 and p3 .And all the propagated outputs are given to the one AND gate. The output of AND gate is connected toAOI logic circuit this is nothing but skip logic. Initially cin =0,what the carry given to the next stage of either c in or c3. We are having two cases of carry production, those are best case and worst case. In case of best case let us assume a=1010 and b=0110 P0= 0 xor 0= 0. P1= 1 xor 1= 0. P2= 0 xor 1 =1. P3 =1 xor 0 =1. P0,p1,p2 and ,p3 are given to the and gate , the output of and gate is p= (0&0&1&1)=0.
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 07 Issue: 03 | Mar 2020 www.irjet.net p-ISSN: 2395-0072 © 2020, IRJET | Impact Factor value: 7.34 | ISO 9001:2008 Certified Journal | Page 3200 A1=Cin and p=1&&0=0. A2=C3 and p=1&&1=1. 4-Simulation and Results The simulations are done by Xilinx version 12.3 using 32bit CSKA based Mux fig 4,and 32bit CSKA based and-or- inverter fig 5 and the simulation results are shown below. Fig 4: 32bit CSKA USING Mux Fig5 : 32bit CSKA using and-or-inverter 4.1- CSKA based Mux simulation: Fig6.1: RTL schematic view Fig6.2: view technology schematic Fig6.3: simulation results using Mux 4.2 CSKAbasedand-or-inverter simulation Fig6.4: RTL Schematic View
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 07 Issue: 03 | Mar 2020 www.irjet.net p-ISSN: 2395-0072 © 2020, IRJET | Impact Factor value: 7.34 | ISO 9001:2008 Certified Journal | Page 3201 Fig6.5: View Technology Schematic Fig6.6: simulation results using and-or-inverter 5. Conclusion In this paper, The carry skip adder based and-or-inverter (AOI) is proposed and simulated using Xilinx.The simulated results showed that it has less area and low power consumption compared with traditional one and it can be used in digital circuit design where the area and power consumption are critical. REFERENCES [1] I. Koren, Computer Arithmetic Algorithms, 2nd ed. Natick, MA, USA:A K Peters, Ltd., 2002. [2] R. Zlatanovici, S. Kao, and B. Nikolic, “Energy–delay optimization of 64-bit carry-lookahead adders with a 240 ps 90 nm CMOS design example,” IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 569–583, Feb. 2009. [3] S. K. Mathew, M. A. Anders, B. Bloechel, T. Nguyen, R. K. Krishnamurthy, and S. Borkar, “A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS,” IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 44–51, Jan. 2005. [4] V. G. Oklobdzija, B. R. Zeydel, H. Q. Dao, S. Mathew, and R. Krishnamurthy, “Comparison of high-performance VLSI adders in the energy-delay space,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 754–758, Jun. 2005. [5] B. Ramkumar and H. M. Kittur, “Low-power and area- efficient carry select adder,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 2, pp. 371–375, Feb. 2012. [6] M. Vratonjic, B. R. Zeydel, and V. G. Oklobdzija, “Low- and ultra low-power arithmetic units: Design and comparison,” in Proc. IEEE Int. Conf. Comput. Design, VLSI Comput. Process. (ICCD), Oct. 2005, pp. 249–252. [7] C. Nagendra, M. J. Irwin, and R. M. Owens, “Area-time- power tradeoffs in parallel adders,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 10, pp. 689–702, Oct. 1996. [8] Y. He and C.-H. Chang, “A power-delay efficient hybrid carrylookahead/ carry-select based redundant binary to two’s complement converter,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 1, pp. 336–346, Feb. 2008. [9] C.-H. Chang, J. Gu, and M. Zhang, “A review of 0.18 μm full adder performances for tree structured arithmetic circuits,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 686–695, Jun. 2005. [10]. Weste NHE, Harris DM (1998) CMOS VLSI Design: A Circuits and Systems Perspective, Pearson Publications,pp.476-490. [11]. Jie LS, Ruslan SH (2016) A 2 × 2 bit VM with different adders in 90nm CMOS technology. AIP ConferenceProceedings. [12] S. Jain et al., “A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2012, pp. 66– 68. BIOGRAPHY Dr. Almukhtar. A. Alhamrouni received the BSC degree in Communication Engg. From higher institute of electronics, BeniWal-ed, Libya in 1989, MSC degree in the field of electronics from Belgrade University ,Serbia in 2000. He received Ph.D degree at Sam Higginbottom Institute of Agriculture, Technology & Sciences (Formerly AAI-DU) Allahabad in Electronics. His processing and instrumentation .Currently He is working as Assistant Prof at faculty of Engineering SARATHA UNIVERSITY ,SABRATHA-LIBYA area of interests Electronics, power electronics, Image
5.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 07 Issue: 03 | Mar 2020 www.irjet.net p-ISSN: 2395-0072 © 2020, IRJET | Impact Factor value: 7.34 | ISO 9001:2008 Certified Journal | Page 3202 Dr. Naser. A. Alinabe ,He Received his BSC and MSC degree from Caspian Higher Red Collage, Baku- Russia (1988-1993) and Ph.D in Control System from SHIATS, Allahabad ,India 2016 . His is interesting in Robotics and Control system. Currently he is Lecturer at ZITAN UNIVERSITY, ZINTAN-LIBYA
Download now