Submit Search
Upload
IRJET- Design and Implementation of Combinational Circuits using Reversible Gates
•
0 likes
•
31 views
IRJET Journal
Follow
https://www.irjet.net/archives/V6/i3/IRJET-V6I31097.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 5
Download now
Download to read offline
Recommended
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET Journal
Â
X34143146
X34143146
IJERA Editor
Â
OPTIMIZED MULTIPLIER USING REVERSIBLE MULTICONTROL INPUT TOFFOLI GATES
OPTIMIZED MULTIPLIER USING REVERSIBLE MULTICONTROL INPUT TOFFOLI GATES
VLSICS Design
Â
Optimized study of one bit comparator using reversible logic gates
Optimized study of one bit comparator using reversible logic gates
eSAT Journals
Â
Arithmetic Operations in Multi-Valued Logic
Arithmetic Operations in Multi-Valued Logic
VLSICS Design
Â
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)
inventionjournals
Â
Paper id 27201430
Paper id 27201430
IJRAT
Â
Presentation energy efficient code converters using reversible logic gates
Presentation energy efficient code converters using reversible logic gates
Adityakumar2208
Â
Recommended
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET Journal
Â
X34143146
X34143146
IJERA Editor
Â
OPTIMIZED MULTIPLIER USING REVERSIBLE MULTICONTROL INPUT TOFFOLI GATES
OPTIMIZED MULTIPLIER USING REVERSIBLE MULTICONTROL INPUT TOFFOLI GATES
VLSICS Design
Â
Optimized study of one bit comparator using reversible logic gates
Optimized study of one bit comparator using reversible logic gates
eSAT Journals
Â
Arithmetic Operations in Multi-Valued Logic
Arithmetic Operations in Multi-Valued Logic
VLSICS Design
Â
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)
inventionjournals
Â
Paper id 27201430
Paper id 27201430
IJRAT
Â
Presentation energy efficient code converters using reversible logic gates
Presentation energy efficient code converters using reversible logic gates
Adityakumar2208
Â
Design of 4:16 decoder using reversible logic gates
Design of 4:16 decoder using reversible logic gates
IJERA Editor
Â
Optimized study of one bit comparator using reversible
Optimized study of one bit comparator using reversible
eSAT Publishing House
Â
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
VLSICS Design
Â
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
VIT-AP University
Â
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
VLSICS Design
Â
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
IRJET Journal
Â
Reducing the Number Of Transistors In Carry Select Adder
Reducing the Number Of Transistors In Carry Select Adder
paperpublications3
Â
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
IJERA Editor
Â
A review on reversible logic gates and their implementation
A review on reversible logic gates and their implementation
Debraj Maji
Â
Implemenation of Vedic Multiplier Using Reversible Gates
Implemenation of Vedic Multiplier Using Reversible Gates
csandit
Â
Design and Implementation of combinational circuits in different low power lo...
Design and Implementation of combinational circuits in different low power lo...
iosrjce
Â
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
VLSICS Design
Â
Efficient implementation of bit parallel finite
Efficient implementation of bit parallel finite
eSAT Journals
Â
Efficient implementation of bit parallel finite field multipliers
Efficient implementation of bit parallel finite field multipliers
eSAT Publishing House
Â
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
VLSICS Design
Â
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
IJMER
Â
Efficient Design of Reversible Multiplexers with Low Quantum Cost
Efficient Design of Reversible Multiplexers with Low Quantum Cost
IJERA Editor
Â
H010414651
H010414651
IOSR Journals
Â
Fault Tolerant Parallel Filters Based On Bch Codes
Fault Tolerant Parallel Filters Based On Bch Codes
IJERA Editor
Â
S4102152159
S4102152159
IJERA Editor
Â
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)
inventionjournals
Â
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET Journal
Â
More Related Content
What's hot
Design of 4:16 decoder using reversible logic gates
Design of 4:16 decoder using reversible logic gates
IJERA Editor
Â
Optimized study of one bit comparator using reversible
Optimized study of one bit comparator using reversible
eSAT Publishing House
Â
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
VLSICS Design
Â
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
VIT-AP University
Â
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
VLSICS Design
Â
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
IRJET Journal
Â
Reducing the Number Of Transistors In Carry Select Adder
Reducing the Number Of Transistors In Carry Select Adder
paperpublications3
Â
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
IJERA Editor
Â
A review on reversible logic gates and their implementation
A review on reversible logic gates and their implementation
Debraj Maji
Â
Implemenation of Vedic Multiplier Using Reversible Gates
Implemenation of Vedic Multiplier Using Reversible Gates
csandit
Â
Design and Implementation of combinational circuits in different low power lo...
Design and Implementation of combinational circuits in different low power lo...
iosrjce
Â
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
VLSICS Design
Â
Efficient implementation of bit parallel finite
Efficient implementation of bit parallel finite
eSAT Journals
Â
Efficient implementation of bit parallel finite field multipliers
Efficient implementation of bit parallel finite field multipliers
eSAT Publishing House
Â
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
VLSICS Design
Â
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
IJMER
Â
Efficient Design of Reversible Multiplexers with Low Quantum Cost
Efficient Design of Reversible Multiplexers with Low Quantum Cost
IJERA Editor
Â
H010414651
H010414651
IOSR Journals
Â
Fault Tolerant Parallel Filters Based On Bch Codes
Fault Tolerant Parallel Filters Based On Bch Codes
IJERA Editor
Â
What's hot
(19)
Design of 4:16 decoder using reversible logic gates
Design of 4:16 decoder using reversible logic gates
Â
Optimized study of one bit comparator using reversible
Optimized study of one bit comparator using reversible
Â
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
Â
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
Â
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
Â
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Â
Reducing the Number Of Transistors In Carry Select Adder
Reducing the Number Of Transistors In Carry Select Adder
Â
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
Â
A review on reversible logic gates and their implementation
A review on reversible logic gates and their implementation
Â
Implemenation of Vedic Multiplier Using Reversible Gates
Implemenation of Vedic Multiplier Using Reversible Gates
Â
Design and Implementation of combinational circuits in different low power lo...
Design and Implementation of combinational circuits in different low power lo...
Â
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
Â
Efficient implementation of bit parallel finite
Efficient implementation of bit parallel finite
Â
Efficient implementation of bit parallel finite field multipliers
Efficient implementation of bit parallel finite field multipliers
Â
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
Â
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Â
Efficient Design of Reversible Multiplexers with Low Quantum Cost
Efficient Design of Reversible Multiplexers with Low Quantum Cost
Â
H010414651
H010414651
Â
Fault Tolerant Parallel Filters Based On Bch Codes
Fault Tolerant Parallel Filters Based On Bch Codes
Â
Similar to IRJET- Design and Implementation of Combinational Circuits using Reversible Gates
S4102152159
S4102152159
IJERA Editor
Â
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)
inventionjournals
Â
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET Journal
Â
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
IJERA Editor
Â
A low power adder using reversible logic gates
A low power adder using reversible logic gates
eSAT Journals
Â
A low power adder using reversible logic gates
A low power adder using reversible logic gates
eSAT Publishing House
Â
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
ijsrd.com
Â
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
VLSICS Design
Â
Power and Delay Analysis of Logic Circuits Using Reversible Gates
Power and Delay Analysis of Logic Circuits Using Reversible Gates
RSIS International
Â
Low Power Reversible Parallel Binary Adder/Subtractor
Low Power Reversible Parallel Binary Adder/Subtractor
VLSICS Design
Â
Low Power Reversible Parallel Binary Adder/Subtractor
Low Power Reversible Parallel Binary Adder/Subtractor
VLSICS Design
Â
C046051216
C046051216
IJERA Editor
Â
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
IJERA Editor
Â
High Performance Binary to Gray Code Converter using Transmission GATE
High Performance Binary to Gray Code Converter using Transmission GATE
IJEEE
Â
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
Amith Bhonsle
Â
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
Amith Bhonsle
Â
Arithmetic Operations in Multi-Valued Logic
Arithmetic Operations in Multi-Valued Logic
VLSICS Design
Â
Reversible code converter
Reversible code converter
Rakesh kumar jha
Â
Reversible Implementation of Multiplexer and Demultiplexer Using R-Gates
Reversible Implementation of Multiplexer and Demultiplexer Using R-Gates
IJSRED
Â
Bk044382388
Bk044382388
IJERA Editor
Â
Similar to IRJET- Design and Implementation of Combinational Circuits using Reversible Gates
(20)
S4102152159
S4102152159
Â
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)
Â
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
Â
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
Efficient Design of Ripple Carry Adder and Carry Skip Adder with Low Quantum ...
Â
A low power adder using reversible logic gates
A low power adder using reversible logic gates
Â
A low power adder using reversible logic gates
A low power adder using reversible logic gates
Â
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
Â
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
Â
Power and Delay Analysis of Logic Circuits Using Reversible Gates
Power and Delay Analysis of Logic Circuits Using Reversible Gates
Â
Low Power Reversible Parallel Binary Adder/Subtractor
Low Power Reversible Parallel Binary Adder/Subtractor
Â
Low Power Reversible Parallel Binary Adder/Subtractor
Low Power Reversible Parallel Binary Adder/Subtractor
Â
C046051216
C046051216
Â
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
Â
High Performance Binary to Gray Code Converter using Transmission GATE
High Performance Binary to Gray Code Converter using Transmission GATE
Â
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
Â
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
Â
Arithmetic Operations in Multi-Valued Logic
Arithmetic Operations in Multi-Valued Logic
Â
Reversible code converter
Reversible code converter
Â
Reversible Implementation of Multiplexer and Demultiplexer Using R-Gates
Reversible Implementation of Multiplexer and Demultiplexer Using R-Gates
Â
Bk044382388
Bk044382388
Â
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
Â
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
Â
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Â
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
Â
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Â
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Â
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
Â
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
Â
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Â
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
Â
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
Â
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Â
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Â
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
Â
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
Â
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
Â
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Â
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Â
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Â
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
Â
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
Â
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
Â
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Â
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
Â
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Â
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Â
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Â
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
Â
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Â
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Â
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
Â
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Â
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Â
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
Â
React based fullstack edtech web application
React based fullstack edtech web application
Â
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
Â
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Â
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Â
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Â
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Â
Recently uploaded
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
Â
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
upamatechverse
Â
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
SIVASHANKAR N
Â
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
GDSCAESB
Â
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
slot gacor bisa pakai pulsa
Â
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
wendy cai
Â
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
rakeshbaidya232001
Â
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
ranjana rawat
Â
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
soniya singh
Â
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
srsj9000
Â
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
Â
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
Â
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
Â
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
NikhilNagaraju
Â
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Dr.Costas Sachpazis
Â
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
humanexperienceaaa
Â
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
ranjana rawat
Â
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
upamatechverse
Â
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
purnimasatapathy1234
Â
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
Â
Recently uploaded
(20)
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
Â
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
Â
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
Â
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
Â
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
Â
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
Â
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
Â
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
Â
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Â
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Â
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Â
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
Â
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Â
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
Â
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Â
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
Â
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
Â
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
Â
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
Â
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
Â
IRJET- Design and Implementation of Combinational Circuits using Reversible Gates
1.
Volume: 06 Issue:
03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 4002 Design and Implementation of Combinational Circuits using Reversible Gates 1Ms. Ashwini Gaikwad 2Ms. Shweta Patil 1M.Tech Student,Departmentof Electronics Engineering, Walchand College of Engg., Sangli 2Assistant Professor,Department of Electronics Engineering, Walchand College of Engg., Sangli Abstract - Nowadays, the electronic systems are an important part of an human’s life. As technology develops, the complexity of the system also increases. This leads to an increase in power consumption and causes a great issue faced in the world of electronics. Reversible logic reduces power consumption and zero-energy computation. The design of different combinational circuits like a full adder, subtract or, multiplexer and binary comparator circuits using reversible decoder is proposed with less Quantum cost. Keyword – Quantum Cost, Reversible Gate, Garbage Outputs, Number of Gate 1. INTRODUCTION Reversible technology is used in various areas such as low power CMOS design, Nano-Technology, Quantum & Optical computing, DSP, etc. It is used for reducing power consumption and loss of data. In reversible technology there is no information loss at reversible logic so zero energy consumption takes place. It will help to avoid heat generation. In Digital Electronics, for design of combinational and sequential circuits various techniques are used. Design of a combinational circuit using binary decoder is one of them. 2. LITERATURE REVIEW R. Landauer [1] proposed that the amount of energy (heat) dissipated for every irreversible bit operation is given by KTln2, where K is the Boltzmann’s constant (1.3807×10-23 JK-1) and T is the operating temperature. At room temperature (300 K), KTln2 is approximately 2.8×10-21 J, this amount of energy is small but not negligible. He also proposed that only the logically irreversible steps in a computation carry an unavoidable energy penalty. If we could compute entirely with reversible operations, there would be low energy consumption. The amount of energy dissipated in a system has a direct relationship with the number of bits erased during computation [2]. If a computation is carried out in a reversible way then Energy dissipation would not occur. Ruqaiya Khanam, Abdul Rahman, Pushpam [3], proposed different applications of reversible gate. D. Maslov and G. Dueck [4] proposed the new reversible gates which differ only marginally from the generalized Toffoli gates. Reversible Cascade logic is used to minimize the most important factor of the reversible circuit cost which is the number of garbage output 3. REVERSIBLE LOGICS A Reversible circuit design can be modelled as number of input equal to number of output and there is one to one mapping between them. In reversible circuit sequence of discrete time slices and depth is a summation of total time slices. Also it has zero fan-out. The typical model is shown in Fig 1. Fig- 1: A n × n Reversible Gate 3.1 Quantum Cost The quantum cost of a reversible gate is defined by the total number of elementary quantum gates needed to realize the given function. Elementary quantum gate such as 1x1 and 2x2 reversible gates. The quantum costs of all International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
2.
Volume: 06 Issue:
03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 4003 reversible 1x1 and 2x2 gates are taken as zero and unity respectively. Since every reversible gate is a combination of 1 x 1 or 2 x 2 quantum gate, the quantum cost of a reversible gate can be calculated by counting the numbers of NOT, Controlled-V, Controlled-V+ and CNOT gates used. Quantum cost is very important factor in quantum technology. There are some software tools available which are used to measure quantum cost of design circuit. 3.2 Garbage Output Every gate output which not used for further processing is called as garbage output. The unused output which needs to maintain reversibility of reversible gate is known as garbage output. 3.3 Fan In The maximum number of inputs that a logic gate can accept is called as fan-in. If number of input exceeds, the output will be vague or inaccurate 3.4 Fan Out The fan-out is defined as the maximum number of inputs (load) that can be connected to the output of a gate without degrading the normal operation. Fan Out is calculated from the amount of current available in the output of a gate and the amount of current needed in each input of the connecting gate NOT GATE: A NOT gate is the single Reversible Logic gate. It is 1×1 Reversible Logic Gate. The outputs of NOT gate are denoted as P=A’ and Quantum cost of a NOT gate is zero. Fig- 2: NOT Gate and its Truth Table FEYNMAN GATE Feynman gate is also known as 2X2 reversible gate. The outputs of FEYMAN gate are denoted as P=A, Q=A XOR B and Quantum cost of a Feynman gate is one. Fig- 3: Feynman Gate and its Truth Table DOUBLE FEYNMAN GATE (DFG): Double Feynman Gate is a 3×3 reversible gate. The outputs of DOUBLE FEYMAN gate are denoted as P=A, Q=A XOR B, R=A XOR C and Quantum cost of a Double Feynman gate is TWO. Fig- 4: Double Feynman Gate and its Truth Table TR GATE: TR Gate is a 3×3 reversible gate. The outputs of TR gate are denoted as P=A, Q=A XOR B, R=AB’ XOR C and Quantum cost of a TR gate is four. Fig- 5: TR Gate and its Truth Table TOFFOLI GATE Toffoli Gate is a 3×3 reversible gate. The outputs of Toffoli gate are denoted P=A, Q=B, R=AB⊕ C and Quantum cost is five. Fig- 6: Toffoli Gate and its Truth Table International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
3.
Volume: 06 Issue:
03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 4004 FREDKIN GATE Fredkin Gate is a 3×3 reversible gate. The outputs of Fredkin gate are denoted as P=A, Q=A’B XOR AC, R=A’C XOR AB and Quantum cost of a Fredkin gate is five. Fig- 7: Fredkin Gate and its Truth Table PERES GATE It is also called as 3X3 reversible gate. The output is defined as P = A, Q = A XOR B and R=AB XOR C and the Quantum cost of Peres gate is 4. Fig- 8: Peres Gate and its Truth Table 4. BASIC GATES USING REVERSIBLE GATES Considering the circuit requirements we need to design AND gate and OR gate using reversible gates. Here fredkin gate is used to design AND and OR gates as shown in Fig 9. Fredkin gate is preferred because it gives optimistic performance at less Quantum Cost for designing AND and OR gates. Fig- 9: AND Gate and or gate using Fredkin 5. REVERSIBLE DECODER Digital decoder converts a set of digital input signals into an equivalent decimal code. It changes a code into a set of signals and does reverse encoding. Decoder means decode coded information from one format into another. It is used for Design of a combinational circuit. Fig-10: 2×4 Decoder The previous model of 2×4 decoder is shown in Fig. 10. Replacing Fredkin gates with Peres gate, TR gate, NOT gate and CNOT gate from the design of 2×4 decoder the quantum cost can be reduced. The new design of 4×16 decoder using this new 2×4 decoder is shown in Fig 11. Fig- 11: 4×16 decoder 6. SIMULATION RESULTS Fig- 12: RTL View of 2 ×4 Decoder International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
4.
Volume: 06 Issue:
03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 4005 Fig-13: Output Waveform of 2 ×4 Decoder Fig- 14: RTL Viewof 3 × 8 Decoder Fig-15: Output Wave form of 3 × 8 Decoder Fig-16: RTL View of 4 ×16 Decoder Fig-17: Output Waveform of 4×16 Decoder International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
5.
Volume: 06 Issue:
03 | Mar 2019 www.irjet.net p-ISSN: 2395-0072 © 2019, IRJET | Impact Factor value: 7.211 | ISO 9001:2008 Certified Journal | Page 4006 7. COMPARATIVE STUDY Design of reversible decoders are analyzed in terms of Quantum cost and Garbage outputs. 8. CONCLUSION Reversible gates can be used to minimize fan-out limitations, garbage outputs and quantum cost. Different combinational circuits like full adder, full subtractor, comparator, multiplexers can be constructed using reversible decoder with better performance. REFERENCES [1] Landauer, R., “Irreversibility and heat generation in the computing process”, IBM J. Research and Development, vol. 5 (3): pp. 183191, 1961. [2] Bennett, C.H., “Logical reversibility of computation”, IBM J. Research and Development, vol. 17: pp. 525-532, 1973 [3] RuqaiyaKhanam, Abdul Rahman,Pushpam “Review on Reversible Logic Circuits and its Application” International Conference on Computing, Communication, and Automation (ICCCA2017) [4] Gopi Chand Naguboina, k. Anusudha, "Design and Synthesis of Combinational Circuits using Reversible decoder in Xilinx", International Conference on Computer Communication and Signal Processing ICCCSP-17 Chennai [5] D. Maslov and G. Dueck. “Reversible cascades with minimal garbage”. IEEE Transactions on CAD, 23(11):1497– 1509, November 2004. [6] H.G Rangaraju, U. Venugopal, K.N. Muralidhara, K. B. Raja, “Low power reversible parallel binary adder/subtractor” International Journal of VLSI design & Communication Systems (VLSICS) Vol.1, No.3, September 2010. [7] S.M.Swamynatha, V.Banumathi “Design and Analysis of FPGA Based 32 Bit ALU Using Reversible Gates” International Conference on Electrical, Instrumentation, and CommunicationEngineering (ICEICE2017)2017 [8] Ravish Aradhya H V, Praveen Kumar B V, Muralidhara K N “Design of Control unit for Low Power ALU Using Reversible Logic” International Journal of Scientific & Engineering Research Volume 2, Issue 9, September-2011. [9] B. Raghu Kanth1, B. Murali Krishna2, G. Phani Kumar3, J. Poornima4, K. Siva Rama Krishna “A Comparative Study Of Reversible Logic Gates”International Journal of VLSI & Signal Processing Applications, Vol.2, Issue 1, Feb 2012, [10] Y.syamala and A.V.N Tilak “Reversible Arithmetic Logic Unit” Electronics Computer Technology (ICECT), 2011 3 rd International vol 5 pp207-211, 07 July 2011 CIRCUIT QUANTUM COST GARBAGE OUTPUTS 2 TO 4 DECODER 11 3 3 TO 8 DECODER 31 4 4 TO 16 DECODER 71 5 International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
Download now