Submit Search
Upload
An Efficient Design for Data Encryption and Decryption using Reconfigurable Reversible Logic Gates
•
0 likes
•
33 views
IRJET Journal
Follow
https://irjet.net/archives/V4/i10/IRJET-V4I1065.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 6
Download now
Download to read offline
Recommended
Optimized study of one bit comparator using reversible
Optimized study of one bit comparator using reversible
eSAT Publishing House
Optimized study of one bit comparator using reversible logic gates
Optimized study of one bit comparator using reversible logic gates
eSAT Journals
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)
inventionjournals
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
ijceronline
Design and Synthesis of Multiplexer based Universal Shift Register using Reve...
Design and Synthesis of Multiplexer based Universal Shift Register using Reve...
IOSRJVSP
C046051216
C046051216
IJERA Editor
Logic Fe Tcom
Logic Fe Tcom
Mukesh Mishra
Low Power Implementation of Booth’s Multiplier using Reversible Gates
Low Power Implementation of Booth’s Multiplier using Reversible Gates
IJMTST Journal
Recommended
Optimized study of one bit comparator using reversible
Optimized study of one bit comparator using reversible
eSAT Publishing House
Optimized study of one bit comparator using reversible logic gates
Optimized study of one bit comparator using reversible logic gates
eSAT Journals
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)
inventionjournals
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
ijceronline
Design and Synthesis of Multiplexer based Universal Shift Register using Reve...
Design and Synthesis of Multiplexer based Universal Shift Register using Reve...
IOSRJVSP
C046051216
C046051216
IJERA Editor
Logic Fe Tcom
Logic Fe Tcom
Mukesh Mishra
Low Power Implementation of Booth’s Multiplier using Reversible Gates
Low Power Implementation of Booth’s Multiplier using Reversible Gates
IJMTST Journal
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
VLSICS Design
C0421013019
C0421013019
ijceronline
Reversible logic gate
Reversible logic gate
Debraj Maji
Design of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
Design of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
IJLT EMAS
Multiplier and Accumulator Using Csla
Multiplier and Accumulator Using Csla
IOSR Journals
Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...
IOSR Journals
Research Paper
Research Paper
Anjali S Babu
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2
ozgur_can
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
foyez ahammad
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
IJERD Editor
Combinational logic With Multiplexers and Decoders
Combinational logic With Multiplexers and Decoders
Harsh Parmar
Combinational circuit
Combinational circuit
saravana kumaar
Partial generation of 2n length walsh codes using n-bit gray and inverse gray c
Partial generation of 2n length walsh codes using n-bit gray and inverse gray c
IAEME Publication
Combinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir Yasin
TAHIR YASIN
Digital Logic circuit
Digital Logic circuit
kavitha muneeshwaran
15-bit NOVEL Hamming Codec using HSPICE 22nm CMOS Technology based on GDI Tec...
15-bit NOVEL Hamming Codec using HSPICE 22nm CMOS Technology based on GDI Tec...
theijes
An FPGA Based Floating Point Arithmetic Unit Using Verilog
An FPGA Based Floating Point Arithmetic Unit Using Verilog
IJMTST Journal
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
Nitesh Dubey
1570285065
1570285065
Chiranjeevi Shilam
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
Amith Bhonsle
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
DrKavitaKhare
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
IRJET Journal
More Related Content
What's hot
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
VLSICS Design
C0421013019
C0421013019
ijceronline
Reversible logic gate
Reversible logic gate
Debraj Maji
Design of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
Design of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
IJLT EMAS
Multiplier and Accumulator Using Csla
Multiplier and Accumulator Using Csla
IOSR Journals
Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...
IOSR Journals
Research Paper
Research Paper
Anjali S Babu
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2
ozgur_can
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
foyez ahammad
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
IJERD Editor
Combinational logic With Multiplexers and Decoders
Combinational logic With Multiplexers and Decoders
Harsh Parmar
Combinational circuit
Combinational circuit
saravana kumaar
Partial generation of 2n length walsh codes using n-bit gray and inverse gray c
Partial generation of 2n length walsh codes using n-bit gray and inverse gray c
IAEME Publication
Combinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir Yasin
TAHIR YASIN
Digital Logic circuit
Digital Logic circuit
kavitha muneeshwaran
15-bit NOVEL Hamming Codec using HSPICE 22nm CMOS Technology based on GDI Tec...
15-bit NOVEL Hamming Codec using HSPICE 22nm CMOS Technology based on GDI Tec...
theijes
An FPGA Based Floating Point Arithmetic Unit Using Verilog
An FPGA Based Floating Point Arithmetic Unit Using Verilog
IJMTST Journal
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
Nitesh Dubey
1570285065
1570285065
Chiranjeevi Shilam
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
Amith Bhonsle
What's hot
(20)
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL A...
C0421013019
C0421013019
Reversible logic gate
Reversible logic gate
Design of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
Design of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
Multiplier and Accumulator Using Csla
Multiplier and Accumulator Using Csla
Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...
Research Paper
Research Paper
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
Combinational logic With Multiplexers and Decoders
Combinational logic With Multiplexers and Decoders
Combinational circuit
Combinational circuit
Partial generation of 2n length walsh codes using n-bit gray and inverse gray c
Partial generation of 2n length walsh codes using n-bit gray and inverse gray c
Combinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir Yasin
Digital Logic circuit
Digital Logic circuit
15-bit NOVEL Hamming Codec using HSPICE 22nm CMOS Technology based on GDI Tec...
15-bit NOVEL Hamming Codec using HSPICE 22nm CMOS Technology based on GDI Tec...
An FPGA Based Floating Point Arithmetic Unit Using Verilog
An FPGA Based Floating Point Arithmetic Unit Using Verilog
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
1570285065
1570285065
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
Similar to An Efficient Design for Data Encryption and Decryption using Reconfigurable Reversible Logic Gates
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
DrKavitaKhare
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
IRJET Journal
Low Power Reversible Parallel Binary Adder/Subtractor
Low Power Reversible Parallel Binary Adder/Subtractor
VLSICS Design
Low Power Reversible Parallel Binary Adder/Subtractor
Low Power Reversible Parallel Binary Adder/Subtractor
VLSICS Design
A review on reversible logic gates and their implementation
A review on reversible logic gates and their implementation
Debraj Maji
Design of Digital Adder Using Reversible Logic
Design of Digital Adder Using Reversible Logic
IJERA Editor
Design of Digital Adder Using Reversible Logic
Design of Digital Adder Using Reversible Logic
IJERA Editor
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
IRJET Journal
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
VLSICS Design
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
ijsrd.com
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
IRJET Journal
5. CNTFET-based design of ternary.pdf
5. CNTFET-based design of ternary.pdf
Raghu Vamsi
Low cost reversible signed comparator
Low cost reversible signed comparator
VLSICS Design
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
IRJET Journal
Delay Optimization of Low Power Reversible Gate using MOS Transistor Level de...
Delay Optimization of Low Power Reversible Gate using MOS Transistor Level de...
IJERA Editor
Implementation of the Binary Multiplier on CPLD Using Reversible Logic Gates
Implementation of the Binary Multiplier on CPLD Using Reversible Logic Gates
IOSRJECE
Feasible methodology for
Feasible methodology for
VLSICS Design
Design of Reversible Sequential Circuit Using Reversible Logic Synthesis
Design of Reversible Sequential Circuit Using Reversible Logic Synthesis
VLSICS Design
IRJET- Performance Estimation of FIR Filter using Null Convention Logic
IRJET- Performance Estimation of FIR Filter using Null Convention Logic
IRJET Journal
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
VIT-AP University
Similar to An Efficient Design for Data Encryption and Decryption using Reconfigurable Reversible Logic Gates
(20)
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATES
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
Performance Analysis of Reversible 16 Bit ALU based on Novel Programmable Rev...
Low Power Reversible Parallel Binary Adder/Subtractor
Low Power Reversible Parallel Binary Adder/Subtractor
Low Power Reversible Parallel Binary Adder/Subtractor
Low Power Reversible Parallel Binary Adder/Subtractor
A review on reversible logic gates and their implementation
A review on reversible logic gates and their implementation
Design of Digital Adder Using Reversible Logic
Design of Digital Adder Using Reversible Logic
Design of Digital Adder Using Reversible Logic
Design of Digital Adder Using Reversible Logic
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
An Extensive Literature Review on Reversible Arithmetic and Logical Unit
5. CNTFET-based design of ternary.pdf
5. CNTFET-based design of ternary.pdf
Low cost reversible signed comparator
Low cost reversible signed comparator
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
Delay Optimization of Low Power Reversible Gate using MOS Transistor Level de...
Delay Optimization of Low Power Reversible Gate using MOS Transistor Level de...
Implementation of the Binary Multiplier on CPLD Using Reversible Logic Gates
Implementation of the Binary Multiplier on CPLD Using Reversible Logic Gates
Feasible methodology for
Feasible methodology for
Design of Reversible Sequential Circuit Using Reversible Logic Synthesis
Design of Reversible Sequential Circuit Using Reversible Logic Synthesis
IRJET- Performance Estimation of FIR Filter using Null Convention Logic
IRJET- Performance Estimation of FIR Filter using Null Convention Logic
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
EVOLUTION OF STRUCTURE OF SOME BINARY GROUP-BASED N-BIT COMPARATOR, N-TO-2N D...
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
ssuser7cb4ff
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
britheesh05
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
roselinkalist12
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
C Sai Kiran
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
LewisJB
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
João Esperancinha
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
srsj9000
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
959SahilShah
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
NikhilNagaraju
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptx
PoojaBan
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...
121011101441
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
Asst.prof M.Gokilavani
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
Tagore Institute of Engineering And Technology
Past, Present and Future of Generative AI
Past, Present and Future of Generative AI
abhishek36461
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Dr.Costas Sachpazis
An introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptx
Purva Nikam
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes examples
Dr. Gudipudi Nageswara Rao
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
hassan khalil
Recently uploaded
(20)
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptx
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
Past, Present and Future of Generative AI
Past, Present and Future of Generative AI
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
An introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptx
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes examples
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
An Efficient Design for Data Encryption and Decryption using Reconfigurable Reversible Logic Gates
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 10 | Oct -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 365 An efficient design for Data Encryption and Decryption using Reconfigurable Reversible Logic Gates Patancheru Jyothi1, B. Kalpana2 1Student, Master of Technology, Dept. of Electronics and communication Engineering, Mallareddy College of Engineering (Autonomous), Telangana, India. 2Assistant Professor, Dept. of Electronics and communication Engineering, Mallareddy College of Engineering (Autonomous), Telangana, India ---------------------------------------------------------------------***------------------------------------------------------------------ Abstract - The development in the field of nanometer technology leads to minimize the power consumption of logic circuits. The reversible logic design has been one of the promising technologies gaining greater interest due to less dissipation of heat and low power consumption. On the other hand, energy dissipation in reversible logic gatescandecrease to zero. Recently an approach to encryption based on using reversible logic circuits is proposed. This paper presents a solution for designing dataencryptionand decryptionschemes based entirely on reconfigurable reversible logic. In our solution, a building block of encryptionanddecryptionscheme is a cascade of 4-input reversible gates. In this way, the building block can perform any reversible 4-variablefunction. For this purpose, a reconfigurable reversible logic gate has been proposed. The design of such a reconfigurable reversible gate is built from standard reversible gates, i.e., NOT, CNOT, Fredkin and Toffoli gates. This paper presents a complete scheme for data encryption and decryption of 9-bit data using Verilog HDL language. Simulation and verification of this scheme are obtained on Xilinx ISE 14.7. Key Words: Encryption, Decryption, Reversible circuits, Reconfigurable reversible gate, logic gates. 1. INTRODUCTION The developing technologies have increased the demandfor high-performance computing. According to G. Moore’s law, some transistor counts to be integrated per unit area in devices will almost double in one and half year. To accomplish fast computation, high packaging density in the logic circuits is required which brings about more heat dissipation. The conventional computing is found unable to deal with low power, high compaction and heat dissipation issues of the current computing environment. Recently, it is applied to cryptography. A reversible gate is a one-to-one correspondence betweenits inputsandoutputs.Researchon reversible logic circuitsismotivated byadvancesinquantum computing, nanotechnology, and low-power design. As a result, reversiblelogic synthesishasbeenintensivelystudied recently. The attention is focused on the synthesis of circuits built from the NCT library of gates, i.e., NOT, CNOT and Toffoli gates. Recent simulation tools based on FPGAs have enabled modeling of such circuits. In the paper, we study an application of reversible logic to developing encryption and decryption circuits. The simple implementation of a cipher using reversible logic circuits was the aim of this work. Each gate used in a cascade of reversible gates is determined by the main key. By choosing different main keys, different cascades and different substitution, data encryption and decryption are determined. For this purpose, a reconfigurable reversible logic gate has been proposed. Results of Xilinx ISE based simulation of a simple data encryption and decryption circuitsbuiltfromreconfigurable reversible logic gates are also presented in the paper. 1.1. Reversible Definitions Let us recall basic notions of reversible logic gates and circuits. Definition-1: A completely determined n-input and n- output Boolean function (referred to as n*n function) are reversible if it maps each input value to a unique output value. For n*n Boolean functions, there are 2n! Reversible logics. For n = 3 this number equals to 40,320, for n = 4 is greater than 2Â1013. Definition-2: An n-input,n-output(n*n)gate(orcircuit)is reversible if it realizes an n*n reversible function. In a reversible logic circuit fan out always equal to 1. As a result, n*n reversible circuits can be built only as a cascade of k*k reversible gates (k ≤ n). Definition-3: A set of reversible gates which can be used to build reversible circuits is called a gate library. The so-called NCT library for n ≤four consists of 1*1 NOT, 2*2 CNOT and 3*3 and 4*4 TOFFOLI gates. Definitions of mixed polarity generalizations of these gates as well as 3*3 Fredkin gate are given below. Definition-4: Let ai ∈ {0, 1} for i = 1, 2, 3, 4, and let x' denotes negation of x. 1*1 NOT gate (x1) performs the operation (x1) - (x1 ⊕ 1), 2*2 CNOT (x1, x2) gate performs the operation
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 10 | Oct -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 366 (x1, x2) - (x1, (x1 ⊕ a1) ⊕ x2), 3*3 TOFFOLI(x1, x2, x3) gate performs the operation (x1, x2, x3) - (x1, x2, (x1 ⊕ a1) (x2 ⊕ a2) ⊕ x3), 4*4 TOFFOLI4(x1, x2, x3, x4) gate performs the operation (x1, x2, x3, x4) - (x1, x2, x3, (x1 ⊕ a1)(x2 ⊕ a2) (x3 ⊕ a3) ⊕ x4), 3*3 FREDKIN(x1, x2, x3) gate performs the operation (x1, x2, x3) - (x1, x1' x2 + x1 x3, x1 x2 + x1' x3). The above defined i*i gates, where i = 1, 2, 3, 4, (also, denoted by N, C, T, T4 and F, respectively) invert input xi, if and only if the values of inputs x1, x2, ..., xi-1 differ from corresponding a1, a2, ..., ai-1 coefficients, passes these inputs that are unchanged to corresponding outputs. Control lines are the signals which are passed unchanged from input to output of the gate. Target is the signal ‘xi’ which can be modified by the gate. In the Fredkin gate, x1 is the control line. When its input signal is 0 then the signals x2 and x3 are passed to outputs unchanged, and when it’s input signal isonethenthesignals x2 and x3 are swapped. If all a1, a2..., ai coefficients equals zero, that gate has positive-polarity control lines. On the other hand, if all a1, a2..., ai coefficients equals one, thegatehasnegativepolarity control lines. These names are obtained after expandingthe expressions for the functions realized by the gate. Positive polarity means that all inputs which correspond to control lines directly affect the target line.Negative-polarity means that the target line is affected only if the values of control lines are equal to 0. The term mixed-polaritycontrol lines are used, if all values of the coefficients a1, a2, ..., ai allowed to be either 0 or 1. Pictorial symbols of the above defined positive-polarity gates are shown in Figure 1, and the pictorial symbol of Fredkin gate is shown in Figure. 2. Figure 1: The Graphical representations of reversible gates N3, C3-1 and T3-210. Figure 2: The Graphical representation of Fredkin gate F10-2. In the description of a gate from NCT library, e.g., T3-210 (see Figure 1), the first number appearing after the gates name (in this case: T) denotes the target line (3) while the numbers are appearing after the hyphen denote control lines (2, 1, 0). In the description of a Fredkin gate, e.g, F10-2, the first two numbers appearing after the gates describes name (in this example: F) denote controlled (swapping) lines (1 and 0) while the number appearing after the hyphen denotes control line (2). The number of positive-polarity gates belonging to NCT library which can appear in 4-line circuits is 32 (4 NOT gates, 12 CNOT gates, 4 T4 gates and 12 Toffoli gates). 2. RRG IMPLEMENTATION Reconfigurable reversible gate replaces oneof32gatesfrom the NCT library in the cipher. This iswhy,besidesfourinputs transferring information data, there have to be five lines for choosing one of 32 types of gates. Figure 3: The General scheme of Reconfigurable Reversible Gate (RRG). At the present state-of-the-art of reversiblelogicsynthesis,it is not possible to optimally synthesize 9-input reversible gate. After considering many variants of gates RRG the circuit is shown in Figure 3. It has been constructed with the relatively small quantum cost equal to 79.
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 10 | Oct -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 367 The RRG built from basic reversible gates isshowninFigure 4. Figure 4: Reconfigurable Reversible Gate (RRG). The first three Fredkin gates B0, B1 and B2 select the input signal which will be modified by the 4- Input Toffoli gate B6. The next three 3-input Toffoli gates B3, B4 and B5 feed control signals for the gate B6 that are selected, by the given configuration either input or constant signals. Thus, the functioning of the gate B6 is determined by signals K. Gates B7, B8 and B9 reconstruct constant signals, while gates B10, B11 and B12 fix the order of outputsignalsY3,Y2, Y1, and Y0. For simulation of a reversible gate, a procedure B_FREDKIN and B_NCT date from NCT library have been constructed in VHDL and shown in Tables I and II. 2.1 PROCEDURE B_FREDKIN In the procedure B_NCT signals C1, C2 and C3 determine the number of lines to which control inputs of Toffoli gate are attached while the number of controlled lines is determined by signal C0. Binary signals N1, N2, and N3, determine the polarization of the control signal Ci. Value N1 = 1 indicates that the signal is a negative control signal. 2.2 PROCEDURE B_NCT The above-presented procedures were used for describing the gate RRG as shown below. KX(0):=(KEY(0)&KEY(1)&KEY(2)&KEY(3)&KEY(4)&"111"& DIN(0)&DIN(1)&DIN(2)& DIN(3)); B_FREDKIN (KX (0), 0, 10, 11, KX (1)); B_FREDKIN (KX (1), 0, 8, 9, KX(2)); B_FREDKIN (KX (2), 1, 9, 11, KX (3)); B_NCT (KX (3), 2,'0', 8, '1', 12,'0', 5, KX (4)); B_NCT (KX (4), 3, '0', 9, '1', 12,'0', 6, KX (5)); B_NCT (KX (5), 4, '0', 10, '1', 12,'0', 7, KX (6)); B_NCT (KX (6), 5, '0', 6, '0', 7,'0', 11, KX (7)); B_NCT (KX (7), 4, '0', 10,'1', 12,'0', 7, KX (8)); B_NCT (KX (8), 3, '0', 9,'1', 12,'0', 6, KX (9)); B_NCT (KX (9), 2,’0’, 8 ,'1' , 12 , '0' , 5 ,KX(10)); B_FREDKIN (KX (10), 1, 9, 11, KX (11)); B_FREDKIN (KX (11), 0, 8, 9, KX (12)); B_FREDKIN (KX (12), 0, 10, 11, KX (13)); 12-bit word KX is the state of line just before or just after gate and is transferred from i-th to (i+1) th gate. Procedure B_FREDKIN (X: in std_logic_vector; -- input line C: in integer; -- number of control line L1: in integer; -- number of first line L2: in integer; -- number of second line Y: out std_logic_vector) -- output line begin If X(C) =’0’ then Y=X; Else Y=X; Y (L1):= X (L2); Y (L2):= X (L1); Procedure B_NCT (X: in std_logic_vector ; -- input line C1: in integer; -- control line N1: in std_logic; -- negative control line C2: in integer; -- control line N2: in std_logic; -- negative control line C2 C3: in integer; -- control line N3: in std_logic; -- negative control line C3 C0: in integer; -- control line output Y: out std_logic_vector) – output line begin If C1=12 then Y: =X; Y (C0): not X (C0); elsif C2=12 then Y:=X; Y (C0) :=((X(C1) xor N1) xor X(C0) elsif C3=12 then Y:=X; Y (C0) :=(( X (C1) xor N1) and (X(C2) xor N2) xor X(C0);
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 10 | Oct -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 368 3. DESIGN OF ENCRYPTION BY RRG GATE The general idea of a cipher built from reversible gates was presented Figure 5. The basic element of the cipher is a cascade of 16 4-input reversible gates. The same main key is used for data encryption and decryption. The order of gatesinthecascade for decryption is reversed in comparison with the cascade for encryption that ensures that it transforms cipher-text into plaintext. Figure 5: The General idea of a cipher for encryption and decryption It has been proved that optimal circuits for any of the 16! (Equal to over 2x1013) require at most 15 4-input gates. Thus the circuit shown in Figure 6 enables the realization of any 4-variable reversible function. The circuit has K which denotes 80 inputs that are partitioned into groups with five inputs in each of them. A 5-line group K [(5*(i+1) – 1):5*i] is used to configure with RRG gate. All inputs K are transferred to outputs so they can be reused for controlling the next gate. There are 4 data inputs X [3:0] and three lines with constant inputs (equal to 1) and equivalent outputs. A detailed description of the main key register, as well asthe circuit modifying its contents, during encryption and decryption, are presented in following figures. Figure 6: The cascade of reversible gates implementing the 4-bit cipher. 4. SYNTHESIS AND SIMULATION RESULTS For encryption and decryption, a 5-bit key, two 4-bitciphers and the main key, a register was used. In this section, first, we will see the synthesis and simulation of the Encryption and Decryption using a reconfigurable reversible gate. Encryption and Decryption using reconfigurable reversible gates are designed on Xilinx ISE 14.7 with Verilog HDL. The RTL schematics and simulation results of the proposed design are shown below. Figure 7: RTL Schematic of Proposed Reconfigurable Reversible Encryption
5.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 10 | Oct -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 369 Figure 8: Internal RTL Schematic of Proposed Reconfigurable Reversible Encryption Figure 9: Technology Schematic of Proposed reconfigurable reversible Encryption and Decryption Figure 10: Simulation of Proposed Reconfigurable Reversible Encryption Figure 11: RTL Schematic of Proposed Reconfigurable Reversible Decryption Figure 12: Internal RTL Schematic of Proposed Reversible Decryption Figure 13: Technology Schematic of Proposed Reconfigurable Reversible Decryption
6.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 10 | Oct -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 370 Figure 14: Simulation of Proposed Reconfigurable Reversible Decryption 5. CONCLUSION Firstly, we have coded Verilog code for the reconfigurable reversible data encryption and decryption, and all the synthesis and simulation results are implemented on Xilinx ISE 14.7. The main aim of this paper is a design of simple reconfigurable reversible gate (RRG) which enables implementation of any of the 32 4-input reversible gates from the NCT library. An application of this gate is to implement ciphers for encryptionanddecryptionintheform of binary data. Results of data encryption and decryption simulation of the cipher built from reversible gates are also presented. REFERENCES [1] A. De Vos, Reversible Computing. Fundamentals, Quantum Computing, and Applications, 2010. [2] H. Thapliyal and M. Zwolinski,: “Reversible logic to cryptographic hardware” Proc. 49th International Midwest Conference on Circuits and Systems,2006. [3] N. M. Nayeem, L. Jamal, and H. M. H. Babu, “Efficiently reversible multiplier and its application to hardware cryptography,” Journal of Computer Science, 2009. [4] Y. Zhang, Z. Guan, and Z. Nie, “Function modulardesign of DES encryption system based on reversible logic gates,” Proc. International Conference on Multimedia Communications, 2010. [5] A. Banerjee, “Reversible cryptographic hardware with optimized quantum cost and delay,” Proc. Annual IEEEIndia Conference, pp. 1- 4, 2010.
Download now